Read IDT Tsi721 PCIe2 to SRIO2 Product Brief text version

Integrated DeviceTechnology Integrated DeviceTechnology

Tsi721 PCIe2 to S-RIO2 Protocol Conversion Bridge

POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO

FEATURES ·x4PCIeV2.1tox4S-RIOV2.1 ·Singleport:x4,x2orx1support ·1.25,2.5,3.125and5Gbaudsupport ·MultipleDMAandMessagingchannels/engines eachcapableofsupportingfull20GbaudI/O ·8KbytepacketbufferingperDMAand MessagingChannel ·20Gaudlinerateperformancefor64byteor largerpackets,maxTLPpayload256bytes, maxblockDMA64Mbyte ·PCIExpressnon-transparentbridgingfor transactionmapping ·Lanereversal ·AutomaticPolarityinversionforPCIExpress ·Typicalpower3-4W ·ReachSupport:60cmover2connectors ·100,125,156.25MHzS-RIOandPCIeEndpoint compatibleclockingoptions ·JTAG1149.1and1149.6 ·13x13mmFCBGA ·Gen1andGen2productvariants ·IndustrialandCommercialoptions BENEFITS ·UseRapidIO'speertopeernetworking performancewithPCIeenabledmicroprocessors andNetworkProcessors ·DesignHeterogeneoussystemswithRapidIO andPCIExpress ·Executelargeblockdatatransferswithout processorinvolvementforrealtimesignal processingtasks ·NoinhouseNRErequiredtodevelopbridging solutionswithFPGAorASIC ·SaveonFPGAdevelopment,boardspace andpowerwithTsi721solution ·UseamixofRapidIOandPCIebasedpayload processingcardsinthesamechassis ·MapBlockDMAtransferstoRapidIOmessages withdedicatedDMAenginepermessaging channel,idealinhighlydataintensivesignal processingapplications ·Superiordeterministicperformanceandlatency inembeddedpeertopeernetworksthanwith 10GigEinterconnect. TARGET APPLICATIONS ·Defense&Aerospace:Radar,sonarand navigationssystems ·MedicalImaging:CTScanners,MRIs ·Video:TeleconferencingandHeadEnd ·Wireless:DesignBasebandCardswithPCIe enabledMAC/ControlprocessorwithS-RIO DSPs,S-RIOFPGAandS-RIObackplane

IDT|THEANALOG+DIGITALCOMPANY

IDT is the industry's leading supplier of RapidIO® and PCI Express® Interconnect solutions, providing a broad portfolio of switches, bridges, IP and development platforms for defense, aerospace, video, imaging and wireless markets. The Tsi721 is IDT's solution for hardware based PCIe Gen 2 to RapidIO Gen 2 protocol conversion in a bridging device

Tsi721 Device Overview

The Tsi721 converts from PCIe to RapidIO and vice versa and provides full line rate bridging at 20 Gbaud. Using the Tsi721 designers can develop heterogeneous systems that leverage the peer to peer networking performance of RapidIO while at the same time using multiprocessor clusters that may only be PCIe enabled. Using the Tsi721, applications that require large amounts of data transferred efficiently without processor involvement can be executed using the full line rate block DMA+Messaging engines of the Tsi721.

Protocol Conversion and Bridging Functionality

Key to the Tsi721 is the hardware bridging functionality that converts and maps PCIe transactions to RapidIO. The Tsi721 supports PCIe non transparent bridging for transaction mapping. The Tsi721 has both RapidIO and PCIe endpoints embedded in the bridge. With respect to bridging large data transfers, each of the DMA/Messaging channels can buffer up to 8K byte PCIe block DMA transfers on the PCIe side and messages totaling 32 256 byte packets on the RapidIO side.

Tsi721 PRODUCT BRIEF 1

Tsi721 PCIe2 to S-RIO2 Protocol Conversion Bridge

POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO

Integrated DeviceTechnology

PCI EXPRESS FEATURES ·Max-Packet-Size128Byteor256Byte ·MaxReadRequestSize4KByte ·12Kinput,outputbuffers ·StoreandforwardfromPCIetoRapidIO ·SupportforEnd-to-EndCRC(ECRC) ·SupportforMSI-Xwith70vectors ·SupportforlegacyINTx/MSI ·Supportfor32band64baddressing ·Upto32simultaneoustransactions

Defense/Aerospace Application

Tsi721

PCIe Payload Card with Rapid IO Bridge

x86 CPU x86 CPU x86 CPU x86 CPU

Tsi721 PCIe2 to S-RIO2 Tsi721 PCIe2 to S-RIO2 Tsi721 PCIe2 to S-RIO2 Tsi721 PCIe2 to S-RIO2

S-RIO Switch 18x1,18x2, 12x4

CPS-1848

·SupportforInternalErrorReporting(IER)and AdvancedErrorReporting(AER) ·PCIespeccompliantpowermanagement ·BootfromPCIeenabledprocessororEEPROM SERIAL RAPIDIO FEATURES ·Linerateperformancewith64Byteandlarger S-RIOpacketswithupto256outstanding transactions ·8KBS-RIOingressbuffer(256x32byte) ·Supportfor34b,50b,66baddressing ·Supportfor8b,16bS-RIOTransportids ·Supportfor8levelsofpriorityusing4S-RIO standardprioritiesplusCRFbit ·S-RIOmessaging(type11)implementedwith 4KBmaxmessage ·StoreandForwardRapidIOtoPCIe ·SupportforfollowingSRIOtransactiontypes: ­ NRead,SWrite,NWrite,NWrite_R ­ PortWrite ­ Doorbell ­ MaintenanceRead,MaintenanceWrite ­ Message ·AccesstoallTsi721registersviaSRIO maintenancetransactions ·HotInsertion/ExtractionSupport

Rapid IO Switch Card up to 24 x 4 S-RIO

CPS-1848 S-RIO Switch 18x1, 18x2, 12x4

4x4 S-RIO to Backplane

Imaging/Video Application

DSP/FPGA S-RIO DSP/FPGA S-RIO DSP/FPGA S-RIO DSP/FPGA S-RIO

x4 PCIe

Tsi721 PCIe to S-RIO Gen 1 or 2

x4 S-RIO

x4 S-RIO

RapidIO Gen 2 Switch

x4 S-RIO x4 S-RIO x4 S-RIO

Wireless Application

x4 S-RIO Backplane p Antenna Interface CPRI/OBSAI

x4 S-RIO

Tsi721

PCIe2 to S-RIO2

S-RIO x4 S-RI

FPGA S-RIO CPRI Interface OFDMA PHY DSP S-RIO Turbo Decode + Viterbi Acceleration

Discover what IDT know-how can do for you: www.IDT.com

x4 PCIe

Rapid IO Gen2 Switch

CPS-1616

X86 CPU Control Plane, MAC Layer, 4x4 MIMO, Multiple Sectors

x4 S-RIO

DISCLAIMERIntegratedDeviceTechnology,Inc.(IDT)anditssubsidiariesreservetherighttomodifytheproductsand/orspecificationsdescribedhereinatanytimeandatIDT'ssolediscretion.Allinformationinthisdocument,includingdescriptionsofproductfeaturesandperformance,issubjecttochangewithoutnotice.Performancespecificationsandtheoperatingparameters ofthedescribedproductsaredeterminedintheindependentstateandarenotguaranteedtoperformthesamewaywheninstalledincustomerproducts.Theinformationcontainedhereinisprovidedwithoutrepresentationorwarrantyofanykind,whetherexpressorimplied,including,butnotlimitedto,thesuitabilityofIDT'sproductsforanyparticularpurpose,animplied warrantyofmerchantability,ornon-infringementoftheintellectualpropertyrightsofothers.ThisdocumentispresentedonlyasaguideanddoesnotconveyanylicenseunderintellectualpropertyrightsofIDToranythirdparties.IDT'sproductsarenotintendedforuseinlifesupportsystemsorsimilardeviceswherethefailureormalfunctionofanIDTproductcanbereasonably expectedtosignificantlyaffectthehealthorsafetyofusers.AnyoneusinganIDTproductinsuchamannerdoessoattheirownrisk,absentanexpress,writtenagreementbyIDT. IntegratedDeviceTechnology,IDTandtheIDTlogoareregisteredtrademarksofIDT.Othertrademarksandservicemarksusedherein,includingprotectednames,logosanddesigns,arethepropertyofIDTortheirrespectivethirdpartyowners.©Copyright2010.Allrightsreserved.

PB_TSI721_NDA_REVB0710

IDT|THEANALOG+DIGITALCOMPANY

Tsi721 PRODUCT BRIEF 2

Information

IDT Tsi721 PCIe2 to SRIO2 Product Brief

2 pages

Find more like this

Report File (DMCA)

Our content is added by our users. We aim to remove reported files within 1 working day. Please use this link to notify us:

Report this file as copyright or inappropriate

28363


You might also be interested in

BETA
IDT Tsi721 PCIe2 to SRIO2 Product Brief