Read 1st Workshop on SoC Architecture, Accelerators and Workloads (SAW-1) text version

2nd Workshop on SoC Architecture, Accelerators and Workloads (SAW-2)

Feb 12th 2011, San Antonio, Texas, USA Held in conjunction with HPCA-17

Organizing Chairs: Ravi Iyer Intel Labs Ramesh Illikkal Intel Labs Raj Yavatkar Intel

[email protected] [email protected] [email protected]

Advance Program:

09:00 09:15 09:15 09:50 09:50 10:30 10:30 10:45 10:45 11:10 A Case for Hybrid Discrete-Continuous Computer Architectures AXR-CMP: Architecture Support in Accelerator-Rich CMPs Programming Heterogeneous Hardware Components with Software Components Runtime Support For Heterogeneity in Multicore Systems-on-Chip Link Pipelining for an Energy-Efficient Asynchronous Network-on-chip Reconfigurable Logic Accelerated Heterogeneous Multicore Architecture for Dynamic Workloads Keynote - The Era of SoCs Heterogeneous Systems Programming

Welcome to SAW 2011

Raj Yavatkar, Intel Fellow Calin Cascaval, Pablo Montesinos Break Simha Sethumadhavan, Ryan Roberts, Yannis Tsividisy Jason Cong, Mohammad Ali Ghodrat, Michael Gill Hadi Esmaeilzadeh, Sylvain Girbal, Kathryn S. McKinley, Olivier Temam, Sami Yehia Lunch break Jim Holt, Michele Reese Daniel Gebhardt, Junbok You, Kenneth S. Stevens Freescale Semiconductor, Inc. Computer Architecture & Security Technology Lab Columbia Integrated Systems Lab Columbia University, New York UCLA Computer Science Department Univ. of Washington; Thales TRT, France; Univ. of Texas at Austin; INRIA Saclay, France Intel Corporation Qualcomm Research

11:10 11:35 11:35 12:00 12:00 13:00 13:00 13:40 13:40 14:05

14:05 14:30 14:30 14:45 14:45 15:25

Workload Synthesis for a Communications SoC Acadia II: A Heterogeneous Many-Core SoC for Multi-resolution Embedded Vision Processing Systems Performance Evaluation of 3GPP LTE Layer 2 UserPlane Data Processing on Intel Atom Processor

15:25 15:50

School of Computing & Dept. of Electrical and Computer Engineering, University of Utah Dept. of Electrical and Computer Jonathan LaBroad, Yan Luo, Sairahul Chalamalasetti, Engineering, University of Timothy Ficarra, and Martin Margala Massachusetts, Lowell Break Department of Electrical and Lizy K. John, Jungho Jo, Karthik Ganesan Computer Engineering, University of Texas, Austin Gooitzen van der Wal, Eduardo Gudis, Kevin Kaighn, SRI International Sarnoff, Azhar Sufi, Fred Brehm, James Marakowitz, Indu Princeton, NJ Kandaswamy, David Zhang, Irene Nydees, Pullan Lu, Greg Buchanan, Mike Piacentino, Sek Chai Jaroslaw J. Sydir, Masoud Sajadieh, Minnie Ho, Kirk W. Skeba, Ahmad Khan, Moti Tabulo Wireless Communications Lab, Intel Labs, 4M Wireless Ltd., United Kingdom

15:50 16:15

16:15 16:40

Vineet Chadha, German Fabila Garcia, Oswaldo Full System Emulation of Mobile Augmented Reality Integrated Platform Research, Intel Lopez, Steven Zhang, Omesh Tickoo, Paul Stillwell, for SoC Platform Labs, Intel Corporation Nilesh Jain

Information

1st Workshop on SoC Architecture, Accelerators and Workloads (SAW-1)

1 pages

Report File (DMCA)

Our content is added by our users. We aim to remove reported files within 1 working day. Please use this link to notify us:

Report this file as copyright or inappropriate

1103465


You might also be interested in

BETA
Compute-Intensive, Highly Parallel Applications and Uses
Microsoft Word - WCEC2009.doc
ICON2000_FinalPrg.PDF
III-V/silicon photonics for on-chip and intra-chip optical interconnects
20040204-Murphy.indd