Read jep120a.pdf text version

JEDEC STANDARD

Index of Terms and Abbreviations Defined in JEDEC Publications

JEP120-A

(Revision of JEP120)

MAY 2000

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION

NOTICE JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the EIA General Counsel. JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally. JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications. The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby an JEDEC standard or publication may be further processed and ultimately become an ANSI/EIA standard. No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met. Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7560/7559 or www.jedec.org Published by JEDEC Solid State Technology Association 2000 2500 Wilson Boulevard Arlington, VA 22201-3834 This document may be downloaded free of charge, however EIA retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material. PRICE: Please refer to the current Catalog of JEDEC Engineering Standards and Publications or call Global Engineering Documents, USA and Canada (1-800-854-7179), International (303-397-7956) Printed in the U.S.A. All rights reserved

PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by the Electronic Industries Alliance and may not be reproduced without permission. Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 2500 Wilson Boulevard Arlington, Virginia 22201-3834 or call (703) 907-7559

JEDEC Publication No. 120-A

INDEX OF TERMS AND ABBREVIATIONS DEFINED IN JEDEC PUBLICATIONS

(Formulated under the cognizance of JC-10 Committee on Terms, Definitions, and Symbols. The concept for this publication was approved under Council Ballot JCB-94-53.)

1 Purpose This publication provides an index of terms that are defined in certain JEDEC publications. It is intended to promote the uniform use of these terms and their definitions while reducing the proliferation of new definitions for old terms. This publication should be used in conjunction with the latest issues of JEDEC Publication No. 104, Reference Guide to Letter Symbols for Semiconductor Devices , and ANSI/IEEE Std 100, Dictionary of Electrical and Electronics Terms.

2 How to use For ease of use, terms are arranged in strict alphabetical order without regard to spaces or hyphenation; numerals are treated as if they were spelled out. Usually, terms are shown as they appear in the source document. An exception has been made for transistor and thyristor terms from JESD77. There, many terms are located by symbol rather than alphabetically and the same basic concept appears repeated with different adjectives. To reduce redundancy in this index, many terms taken from JESD77 are shown with the following adjectives removed: ac, collector- base, collector- emitter, common-base, common-collector, common-drain, common-emitter, common-source, dc, emitter- base, large-signal, open-circuit, short-circuit, small-signal, static, etc. After each term, the JEDEC publication and clause (section) or subclause (subsection) is shown where the definition, and, in many cases, the abbreviation or symbol for the term may be found. Titles of all referenced documents are given in the back of this publication. When more than one reference is cited for a term, users are cautioned to use the proper referenced document for the definition to be applied for any specific device. Note that definitions contained in an informative annex (appendix) are not a formal part of a standard but are included for information only.

-i-

JEDEC Publication No. 120-A

-ii-

JEDEC Publication No. 120-A Page 1

Term

Document

Clause

A

A...................................................................................................................... see acceleration factor A...................................................................................................................... see address inputs A or a............................................................................................................... see anode terminal abbreviation .................................................................................................... JESD77-B ......................... 1.1 abbreviation .................................................................................................... JESD99-A ......................... 2.1.1 absolute accuracy error .................................................................................. JESD99-A ......................... 2.5.2.4 absolute maximum rating ................................................................................ JESD77-B ......................... 2.1 ABTxxx series ................................................................................................. JESD54............................. 2 acceleration factor (A) ..................................................................................... JEP122 ............................. 3 acceptance inspection .................................................................................... JESD16-A ......................... 5.1 acceptance procedure .................................................................................... EIA-554............................. 3.2 accept number (c) ........................................................................................... JESD16-A ......................... 5.2 access time ..................................................................................................... JESD100-B ....................... 2.2 ac controller .................................................................................................... JESD14............................. 3.1 accumulation layer .......................................................................................... see layer, accumulation accumulator..................................................................................................... JESD100-B ....................... 1 accuracy.......................................................................................................... EIA-557-A ......................... A accuracy.......................................................................................................... JEP132 ............................. B accuracy, long-term......................................................................................... see instability, long-term ac terminal....................................................................................................... JESD14............................. 5.1 ac test ............................................................................................................. JESD12-1B ....................... 3 ac test ............................................................................................................. JESD99-A ......................... 1.2 activation energy ............................................................................................. JEP122 ............................. 3 active circuit element ...................................................................................... see circuit element, active active component (of a hybrid integrated circuit) ............................................ see component, active (of a ...) active desiccant .............................................................................................. J-STD-033 ........................ 5 active device ................................................................................................... JESD99-A ......................... 1.2 active hybrid film integrated circuit.................................................................. see integrated circuit, active hybrid film active-pulldown output .................................................................................... JESD99-A ......................... 2.2.6 active-pullup output......................................................................................... JESD99-A ......................... 2.2.6 active substrate............................................................................................... see substrate, active actual time to fail ............................................................................................. JESD61............................. 4 ac unbalance voltage ...................................................................................... JESD99-A ......................... 2.4.5 ac ... ................................................................................................................ see also "How to Use" ADC................................................................................................................. see analog-to-digital converter A/D converter (ADC) ....................................................................................... see analog-to-digital converter address ........................................................................................................... JESD100-B ....................... 1 address data input/output (ADQ) .................................................................... JESD21-C......................... 2.1.3 address inputs (A) ........................................................................................... JESD21-C......................... 2.1.2 address latch enable (AL) ............................................................................... JESD21-C......................... 2.1.4 address register .............................................................................................. JESD100-B ....................... 1 administrative problem .................................................................................... JESD671-A ....................... 5 ADQ ................................................................................................................ see address data input/output advance-information document....................................................................... JEP103-A.......................... ­ affected customer............................................................................................ JESD48............................. 3 AGC range ...................................................................................................... see automatic gain control range air ionizer ........................................................................................................ JESD625-A ....................... 4

JEDEC Publication No. 120-A Page 2

Term

Document

Clause

AL.................................................................................................................... see address latch enable alignment mark................................................................................................ see registration mark "A" limit ............................................................................................................ JESD99-A ......................... 2.2.2 "A" limit high-level input voltage ...................................................................... see high-level input voltage, "A" limit "A" limit low-level input voltage........................................................................ see low-level input voltage, "A" limit ALU ................................................................................................................. see arithmetic and logic unit ambient temperature ....................................................................................... JESD61............................. 4 ambient temperature ....................................................................................... JESD77-B ......................... 2.2 ambient temperature ...................................................................................... EIA-323............................. D (3) A-mode............................................................................................................ J-STD-035 ........................ 2.1 analog gate ..................................................................................................... JESD99-A ......................... 2.5.1 analog integrated circuit.................................................................................. see integrated circuit, analog analog microcircuit .......................................................................................... see microcircuit, analog analog resolution (of a linear or nonlinear ADC) ............................................. see resolution, analog (of a ...) analog resolution (of a linear or nonlinear DAC) ............................................. see resolution, analog (of a ...) analog settling time (of a DAC) ....................................................................... see settling time, analog (of a ...) analog signal................................................................................................... see signal, analog analog-to-digital converter (ADC).................................................................... JESD99-A ......................... 2.5.2.1 analog-to-digital processor.............................................................................. JESD99-A ......................... 2.5.2.1 analysis of variance ........................................................................................ see anova analyst............................................................................................................. JESD38............................. 1.4a angular luminous intensity .............................................................................. JESD77-B ......................... 5.3.2 anode .............................................................................................................. EIA-282-A ......................... 1.1 anode .............................................................................................................. JESD77-B ......................... 2.1 anode-cathode on-state voltage ..................................................................... JESD77-B ......................... 6.2.2 anode-cathode voltage ................................................................................... JESD77-B ......................... 6.1.1 anode current .................................................................................................. JESD77-B ......................... 2.1 anode (of a current-regulator diode) ............................................................... JESD77-B ......................... 3.5.1 anode-side junction-to-case thermal resistance ............................................. JESD77-B ......................... 6.1.2 anode-side (partial) junction-to-case thermal resistance ................................ JESD77-B ......................... 6.1.2 anode terminal ................................................................................................ EIA-282-A ......................... 1.1 anode terminal (A, a)....................................................................................... JESD77-B ......................... 6.2.1 anode terminal (A, a)....................................................................................... JESD77-B ......................... 2.1 anode terminal (of a unidirectional diode thyristor) (A) ................................... JESD77-B ......................... 6.1.1 anode terminal (of a unidirectional triode thyristor) (A) ................................... JESD77-B ......................... 6.1.1 anode voltage (of a unidirectional diode thyristor) .......................................... see anode-cathode voltage anode voltage (of a unidirectional triode thyristor) .......................................... see anode-cathode voltage anova .............................................................................................................. JEP132 ............................. B ANOVA............................................................................................................ see variance components analysis antistatic material ............................................................................................ JESD625-A ....................... 4 antistatic property............................................................................................ EIA-541............................. 2.2.1 AOQ ................................................................................................................ see average outgoing quality apparent activation energy.............................................................................. JEP122 ............................. 3 application-specific integrated circuit (ASIC) .................................................. JESD99-A ......................... 1.2 approved customer agent ............................................................................... JESD48............................. 3 approved supplier agent ................................................................................. JESD48............................. 3 area (a)............................................................................................................ JEP119 ............................. 4.10 arithmetic and logic unit (ALU) ........................................................................ JESD100-B ....................... 1

JEDEC Publication No. 120-A Page 3

Term

Document

Clause

arithmetic unit.................................................................................................. JESD100-B ....................... 1 array density ................................................................................................... JESD12-1B ....................... 4 array density (of a gate array) ......................................................................... JESD99-A ......................... 1.3 array, logic ...................................................................................................... JESD99-A ......................... 1.2 ART ................................................................................................................. see auto-load read transfer artificial intelligence......................................................................................... JEP132 ............................. B artwork ............................................................................................................ JESD99-A ......................... 1.2 ASIC................................................................................................................ see programmable application specific device ASIC................................................................................................................ see application-specific integrated circuit assembly, microelectronic............................................................................... JESD99-A ......................... 1.2 associative memory ........................................................................................ JESD100-B ....................... 1 asymmetrical gate turn-off thyristor................................................................. see thyristor, (asymmetrical) gate turnoff asymmetrical reverse-blocking triode thyristor................................................ see thyristor, reverse-blocking triode, asymmetrical asymmetry, full-scale (of a DAC with bipolar analog range) ........................... JESD99-A ......................... 2.5.2.2 asynchronous circuit ....................................................................................... JESD12-1B ....................... 3 asynchronous circuit ....................................................................................... JESD99-A ......................... 1.2 ATTF ............................................................................................................... see actual time to fail attribute data ................................................................................................... EIA-557-A ......................... A attribute memory select (RG) ......................................................................... JESD21-C......................... 2.8.4 audit ................................................................................................................ EIA-554............................. 3.3 audit ................................................................................................................ EIA-557-A ......................... A audit ................................................................................................................ JESD659-A ....................... 4.1 AUP................................................................................................................. JEP130 ............................. 2 autodoping ...................................................................................................... JESD99-A ......................... 1.2 auto-load read transfer (ART) ......................................................................... JESD21-C......................... 2.6.13 auto-load write transfer (AWT) ........................................................................ JESD21-C......................... 2.6.9 automatic gain control range (AGC range) ..................................................... JESD99-A ......................... 2.4.2 auxiliary terminal ............................................................................................. JESD14............................. 5.4 available gates ................................................................................................ JESD12-1B ....................... 4 available gates (in a gate array)...................................................................... JESD99-A ......................... 1.3 avalanche diode operating in the IMPATT mode ............................................ see IMPATT diode avalanche diode operating in the TRAPATT mode......................................... see TRAPATT diode avalanche-junction transient voltage suppressor............................................ JESD77-B ......................... 7.1.1 avalanche luminescent diode.......................................................................... JESD77-B ......................... 5.3.1 avalanche photodiode..................................................................................... see photodiode, avalanche average ........................................................................................................... EIA-557-A ......................... A average charge-transfer efficiency.................................................................. JESD99-A ......................... 2.7.3 average current ............................................................................................... EIA-282-A ......................... 1.2 average current ............................................................................................... JESD77-B ......................... 2.1 average dark current density .......................................................................... JESD99-A ......................... 2.7.5 average forward voltage.................................................................................. EIA-282-A ......................... 5.6.6.1 average noise factor ....................................................................................... JESD77-B ......................... 2.2 average noise factor ....................................................................................... JESD99-A ......................... 2.4.10 average noise figure ....................................................................................... JESD77-B ......................... 2.2 average noise figure ....................................................................................... JESD99-A ......................... 2.4.10

JEDEC Publication No. 120-A Page 4

Term

Document

Clause

average outgoing quality (AOQ)...................................................................... JESD16-A ......................... 5.3 average power dissipation .............................................................................. JESD77-B ......................... 7.1.2 average pulse duration ................................................................................... JESD77-B ......................... 2.2 average rectified output current ...................................................................... EIA-282-A ......................... 1.2 average rectified output current ...................................................................... JESD77-B ......................... 3.1.2 average reverse current .................................................................................. EIA-282-A ......................... 5.6.3.1 average voltage .............................................................................................. EIA-282-A ......................... 1.2 average voltage .............................................................................................. JESD77-B ......................... 2.1 AWT ................................................................................................................ see auto-load write transfer axial luminous intensity ................................................................................... JESD77-B ......................... 5.3.2 axis of measurement....................................................................................... JESD77-B ......................... 5.3.1

B

B...................................................................................................................... see byte B or b............................................................................................................... see base B or b............................................................................................................... see base terminal b ...................................................................................................................... see bit BA ................................................................................................................... see bank address Bxxx ................................................................................................................ JESD21-C......................... 2.4.3 background charge ......................................................................................... JESD99-A ......................... 2.7.2 back-side substrate view area ........................................................................ J-STD-035 ........................ 2.3 back sputtering................................................................................................ see sputter cleaning backward diode ............................................................................................... JESD77-B ......................... 3.3.1 backward traceability ...................................................................................... JESD50............................. 4.4 balanced amplifier ........................................................................................... JESD99-A ......................... 2.4.1 ball bond ......................................................................................................... JESD22-B116 ................... 2.1 ball bond ......................................................................................................... see bond, ball ball contact...................................................................................................... see contact, bump ball grid array (BGA) ....................................................................................... JESD21-C......................... 2.7.1 ball-grid array (BGA) ....................................................................................... JESD95-1 ......................... 14.2 bandwidth (BW)............................................................................................... JESD99-A ......................... 2.4.3 bandwidth, maximum output swing ................................................................ JESD99-A ......................... 2.4.3 bandwidth, unity gain ...................................................................................... JESD99-A ......................... 2.4.3 bank address (BA) .......................................................................................... JESD21-C......................... 2.1.6 bank skew ....................................................................................................... JESD65............................. 3 bank skew time ............................................................................................... see skew (time), bank barrier diode .................................................................................................... see diode, barrier base ................................................................................................................ JESD77-B ......................... 4.1.1 base (B, b)....................................................................................................... JESD10............................. 1.2 base current .................................................................................................... JESD77-B ......................... 4.1.2 base cutoff current .......................................................................................... JESD77-B ......................... 4.1.2 base (of a package) ........................................................................................ JESD99-A ......................... 1.2 base-1 peak voltage........................................................................................ JESD77-B ......................... 4.2.2 base plane ...................................................................................................... EIA-308-A ......................... 4.4 base plane ...................................................................................................... JESD95-1 ......................... 4.2.1 base region ..................................................................................................... JESD77-B ......................... 4.2.1 base region, functional.................................................................................... JESD77-B ......................... 4.1.1 base region, (physical).................................................................................... JESD77-B ......................... 4.1.1 base supply voltage ........................................................................................ JESD77-B ......................... 4.1.2

JEDEC Publication No. 120-A Page 5

Term

Document

Clause

base terminal (B, b)......................................................................................... JESD77-B ......................... 4.1.1 base terminal (B)............................................................................................. JESD77-B ......................... 4.2.1 base ... ............................................................................................................ see also "How to Use" basic dimension .............................................................................................. JESD95-1 ......................... 2.2 battery voltage detect (BD) ............................................................................. JESD21-C......................... 2.8.1 baud ................................................................................................................ JESD100-B ....................... 1 BBD................................................................................................................. see bucket-brigade device BCxxx series ................................................................................................... JESD54............................. 2 BCCD .............................................................................................................. see bulk-channel charge-coupled device BCCD .............................................................................................................. see buried-channel charge-coupled device BCD................................................................................................................. see bipolar-and-CMOS-and-DMOS BD ................................................................................................................... see battery voltage detect BDRAM ........................................................................................................... see burst DRAM beam lead ....................................................................................................... JESD99-A ......................... 1.2 beam-lead chip................................................................................................ see chip, beam-lead behavioral description ..................................................................................... JESD12-1B ....................... 3 behavioral description ..................................................................................... JESD99-A ......................... 1.3 benchmark ...................................................................................................... EIA-599-A ......................... 4 best-straight-line linearity error (of a linear and adjustable ADC) ................... see linearity error, best-straight-line (of a...) best-straight-line linearity error (of a linear and adjustable DAC) ................... see linearity error, best-straight-line (of a ...) BG ................................................................................................................... see byte mode enable BGA................................................................................................................. see ball-grid array bias ................................................................................................................. JEP132 ............................. B bias ................................................................................................................. JESD37............................. 3.1.7 bias charge ..................................................................................................... JESD99-A ......................... 2.7.2 BiCMOS .......................................................................................................... see bipolar-and-CMOS BiCMOS series................................................................................................ JESD54............................. 2 BiCMOS series................................................................................................ JESD55............................. 2 bidirectional diode thyristor ............................................................................. see thyristor, bidirectional diode bidirectional thyristor surge protective device ................................................. JESD77-B ......................... 7.2.1 bidirectional triode thyristor ............................................................................. see thyristor, bidirectional triode bidirectional TSPD .......................................................................................... JESD66............................. 3.2.5 BiFET .............................................................................................................. see bipolar-and-FET BiMOS............................................................................................................. see bipolar-and-MOS binary digit....................................................................................................... see bit binary integrated circuit................................................................................... see integrated circuit, binary binary microcircuit ........................................................................................... see microcircuit, binary binomial distribution ........................................................................................ EIA-557-A ......................... A bipolar-and-CMOS-and-DMOS (BCD) technology.......................................... JESD99-A ......................... 1.2 bipolar-and-CMOS (BiCMOS) technology....................................................... JESD99-A ......................... 1.2 bipolar-and-FET (BiFET) technology .............................................................. JESD99-A ......................... 1.2 bipolar-and-MOS (BiMOS) technology............................................................ JESD99-A ......................... 1.2 bipolar junction transistor ................................................................................ see junction transistor, (bipolar) bipolar output .................................................................................................. JESD99-A ......................... 2.2.6 bipolar technology ........................................................................................... JESD77-B ......................... 2.1

JEDEC Publication No. 120-A Page 6

Term

Document

Clause

bipolar technology ........................................................................................... JESD99-A ......................... 1.2 bipolar transistor ............................................................................................. JESD77-B ......................... 4.1.1 bipolar transistor ............................................................................................. see transistor, bipolar bistable logic function...................................................................................... JESD99-A ......................... 2.3.1 bit (b) ............................................................................................................... JESD100-B ....................... 1 bit plane .......................................................................................................... JESD21-C......................... 2.5.1 bit slice ............................................................................................................ JESD100-B ....................... 1 bit-slice processor ........................................................................................... JESD100-B ....................... 1 bit wide ............................................................................................................ JESD21-C......................... 2.5.2 bit-wide device ................................................................................................ JESD100-B ....................... 1 blackbody ........................................................................................................ JESD51-1 ......................... A blackbody ........................................................................................................ JESD77-B ......................... 5.1.1 blank terminal.................................................................................................. see no (internal) connection "B" limit ............................................................................................................ JESD99-A ......................... 2.2.2 "B" limit high-level input voltage ...................................................................... see high-level input voltage, "B" limit "B" limit low-level input voltage........................................................................ see low-level input voltage, "B" limit block................................................................................................................ JESD100-B ....................... 1 blocking........................................................................................................... EIA-282-A ......................... 1.2 blocking........................................................................................................... JESD77-B ......................... 2.1 blocking period (of a rectifier circuit element) ................................................. EIA-282-A ......................... 1.3 block select (BS) ............................................................................................. JESD21-C......................... 2.1.8 block write, no mask (BW) .............................................................................. JESD21-C......................... 2.6.18 block write with new mask (BWNM) ................................................................ JESD21-C......................... 2.6.19 block write with old mask (BWOM) ................................................................. JESD21-C......................... 2.6.20 B-mode............................................................................................................ J-STD-035 ........................ 2.2 body ................................................................................................................ EIA-308-A ......................... 4.6 body (of a semiconductor device) ................................................................... JESD77-B ......................... 2.1 body (of a semiconductor device) ................................................................... JESD99-A ......................... 1.2 Boltzmann's constant ...................................................................................... JEP122 ............................. 3 bond, ball ........................................................................................................ JESD99-A ......................... 1.2 bond, chip ....................................................................................................... JESD99-A ......................... 1.2 bond, die ......................................................................................................... JESD99-A ......................... 1.2 bond, face ....................................................................................................... JESD99-A ......................... 1.2 bonding pad .................................................................................................... see pad, bonding bonding surface .............................................................................................. JESD22-B116 ................... 2.2 bonding surface contact.................................................................................. JESD22-B116 ................... 2.4.4 bonding surface lift.......................................................................................... see bond pad lift bonding wire.................................................................................................... JESD99-A ......................... 1.2 bond lift ........................................................................................................... JESD22-B116 ................... 2.4.1 bond pad lift .................................................................................................... JESD22-B116 ................... 2.4.6 bond shear ...................................................................................................... JESD22-B116 ................... 2.3 bond shear ...................................................................................................... JESD22-B116 ................... 2.4.2 bond, stitch...................................................................................................... JESD99-A ......................... 1.2 bond, thermocompression............................................................................... JESD99-A ......................... 1.2 bond, ultrasonic............................................................................................... JESD99-A ......................... 1.2 bond, wedge.................................................................................................... JESD99-A ......................... 1.2 bond, wire........................................................................................................ JESD99-A ......................... 1.2 bottom metallization ........................................................................................ see metallization, bottom

JEDEC Publication No. 120-A Page 7

Term

Document

Clause

boundary scan ................................................................................................ JESD12-1B ....................... 3 boundary scan ................................................................................................ JESD99-A ......................... 1.2 breakdown....................................................................................................... EIA-282-A ......................... 1.2 breakdown....................................................................................................... JESD10............................. 1.2 breakdown....................................................................................................... JESD24............................. 1.2 breakdown....................................................................................................... JESD77-B ......................... 2.1 breakdown current .......................................................................................... EIA-282-A ......................... 1.2 breakdown current .......................................................................................... JESD77-B ......................... 2.1 breakdown current .......................................................................................... JESD77-B ......................... 6.1.2 breakdown current .......................................................................................... JESD77-B ......................... 7.1.2 breakdown current .......................................................................................... JESD77-B ......................... 7.2.2 breakdown current (of a positive-breakdown-resistance TSPD)..................... JESD66............................. table 3 breakdown region............................................................................................ EIA-282-A ......................... 1.2 breakdown region............................................................................................ JESD10............................. 1.2 breakdown region............................................................................................ JESD24............................. 1.2 breakdown region............................................................................................ JESD77-B ......................... 2.1 breakdown region............................................................................................ JESD77-B ......................... 7.2.1 breakdown region (of a TSPD)........................................................................ JESD66............................. 3.1.2 breakdown region, (reverse) ........................................................................... JESD77-B ......................... 6.1.1 breakdown voltage .......................................................................................... EIA-282-A ......................... 1.2 breakdown voltage .......................................................................................... JESD10............................. 1.2 breakdown voltage .......................................................................................... JESD24............................. 1.2 breakdown voltage .......................................................................................... JESD77-B ......................... 2.1 breakdown voltage .......................................................................................... JESD77-B ......................... 3.1.2 breakdown voltage .......................................................................................... JESD77-B ......................... 4.1.2 breakdown voltage .......................................................................................... JESD77-B ......................... 4.3.2 breakdown voltage .......................................................................................... JESD77-B ......................... 4.4.2 breakdown voltage .......................................................................................... JESD77-B ......................... 7.1.2 breakdown voltage .......................................................................................... JESD77-B ......................... 7.2.2 breakdown voltage (of a positive-breakdown-resistance TSPD) .................... JESD66............................. table 3 breakover current ............................................................................................ JESD66............................. table 1 breakover current ............................................................................................ JESD77-B ......................... 6.1.2 breakover current ............................................................................................ JESD77-B ......................... 7.2.2 breakover point ............................................................................................... JESD77-B ......................... 6.1.1 breakover point ............................................................................................... JESD77-B ......................... 7.2.1 breakover voltage ........................................................................................... JESD77-B ......................... 6.1.2 breakover voltage ........................................................................................... JESD77-B ......................... 7.2.2 bridge (output)................................................................................................. JESD99-A ......................... 2.2.6 bridge rectifier circuit....................................................................................... EIA-282-A ......................... 1.3 BS ................................................................................................................... see block select bucket-brigade device (BBD) .......................................................................... JESD99-A ......................... 2.7.1 buffer ............................................................................................................... JESD99-A ......................... 2.5.1 buffer ............................................................................................................... JESD100-B ....................... 1 buffered ........................................................................................................... JESD13-B ......................... 2.2 buffered device ............................................................................................... JESD7-A ........................... 2.2 buffer storage .................................................................................................. JESD100-B ....................... 1 built-in electric field (in a transition region)...................................................... JESD77-B ......................... 2.1 bulk-channel charge-coupled device (BCCD) ................................................. JESD99-A ......................... 2.7.1

JEDEC Publication No. 120-A Page 8

Term

Document

Clause

bulk characteristics (of a semiconductor material) .......................................... JESD77-B ......................... 2.1 bulk-collector resistor ...................................................................................... see resistor, bulk-collector bulk current ..................................................................................................... JESD60............................. 4.7 bulk current ..................................................................................................... JESD28............................. 4.6 bulk reflow ....................................................................................................... J-STD-033 ........................ 5 bulk voltage..................................................................................................... JESD28............................. 4.4 bulk-source voltage......................................................................................... JESD60............................. 4.4 bulk supply voltage, nominal........................................................................... JESD28............................. 4.9 bulk supply voltage, nominal........................................................................... JESD60............................. 4.10 bulk treatment ................................................................................................. EIA-541............................. 2.2.1.1 bump contact................................................................................................... see contact, bump buried channel ................................................................................................ JESD99-A ......................... 2.7.2 buried-channel charge-coupled device (BCCD).............................................. JESD99-A ......................... 2.7.1 buried layer ..................................................................................................... see layer, buried burst DRAM (BDRAM) .................................................................................... JESD21-C......................... 2.4.2 bus .................................................................................................................. JESD100-B ....................... 1 bus driver ........................................................................................................ JESD99-A ......................... 2.5.1 bus receiver .................................................................................................... JESD99-A ......................... 2.5.1 busy (BY) ........................................................................................................ JESD21-C......................... 2.1.9 busy signal ...................................................................................................... JESD100-B ....................... 1 BW .................................................................................................................. see block write, no mask BW .................................................................................................................. see bandwidth BWNM............................................................................................................. see block write with new mask BWOM............................................................................................................. see block write with old mask BY ................................................................................................................... see busy byte (B)............................................................................................................ JESD100-B ....................... 1 byte identifier (x) ............................................................................................. JESD21-C......................... 2.9.17 byte mode enable (BG) ................................................................................... JESD21-C......................... 2.1.7 bytewide .......................................................................................................... JESD21-C......................... 2.5.3 byte-wide device ............................................................................................. JESD100-B ....................... 1

C

C ..................................................................................................................... see output clock C or c............................................................................................................... see collector C or c............................................................................................................... see collector terminal c ...................................................................................................................... see accept number CA ................................................................................................................... see column address CA ................................................................................................................... see command/address cache memory................................................................................................. JESD100-B ....................... 1 CAM ................................................................................................................ see content-addressable memory capability ......................................................................................................... EIA-557-A ......................... A capability ......................................................................................................... EIA-599-A ......................... 4 capability ......................................................................................................... JEP132 ............................. B capability analysis ........................................................................................... JEP132 ............................. B capability index ............................................................................................... EIA-557-A ......................... A capacitance..................................................................................................... JESD77-B ......................... 7.3.2 capacitance ratio............................................................................................. JESD77-B ......................... 3.6.2 card detect (CD).............................................................................................. JESD21-C......................... 2.8.2 carrier .............................................................................................................. J-STD-033 ........................ 5

JEDEC Publication No. 120-A Page 9

Term

Document

Clause

carrier (in a semiconductor) ............................................................................ JESD77-B ......................... 2.1 CAS................................................................................................................. see column enable case ................................................................................................................ JESD99-A ......................... 1.2 case capacitance ............................................................................................ JESD77-B ......................... 3.6.2 case nonrupture current, peak ........................................................................ see peak case nonrupture current case nonrupture I2t value ............................................................................... JESD77-B ......................... 6.1.2 case temperature ............................................................................................ JESD77-B ......................... 2.2 CAS latency .................................................................................................... JESD100-B ....................... 1 catastrophic failure.......................................................................................... JEP134 ............................. 6 cathode ........................................................................................................... EIA-282-A ......................... 1.1 cathode ........................................................................................................... JESD77-B ......................... 2.1 cathode current ............................................................................................... JESD77-B ......................... 2.1 cathode (of a current-regulator diode)............................................................. JESD77-B ......................... 3.5.1 cathode-side junction-to-case thermal resistance........................................... JESD77-B ......................... 6.1.2 cathode-side (partial) junction-to-case thermal resistance ............................. JESD77-B ......................... 6.1.2 cathode terminal.............................................................................................. EIA-282-A ......................... 1.1 cathode terminal (K, k) .................................................................................... JESD77-B ......................... 6.2.1 cathode terminal (K, k) .................................................................................... JESD77-B ......................... 2.1 cathode terminal (of a unidirectional diode thyristor) (K)................................. JESD77-B ......................... 6.1.1 cathode terminal (of a unidirectional triode thyristor) (K) ................................ JESD77-B ......................... 6.1.1 cause and effect diagram................................................................................ EIA-557-A ......................... A cause and effect diagram................................................................................ JEP132 ............................. B caution label.................................................................................................... JEP124 ............................. 4.5 CBR................................................................................................................. see internal refresh CC ................................................................................................................... see leaded chip carrier CC ................................................................................................................... see leadless chip carrier CC ................................................................................................................... see chip carrier CCD ................................................................................................................ see charge-coupled device CCLK............................................................................................................... see command clock CCLK\.............................................................................................................. see command clock bar CD ................................................................................................................... see card detect CDIP................................................................................................................ JEP130 ............................. 2 CDM ................................................................................................................ see charged device model C/DMOS.......................................................................................................... see CMOS-and-DMOS CE ................................................................................................................... see column enable cell-based IC ................................................................................................... JESD12-1B ....................... 2 cell-based integrated circuit ............................................................................ JESD99-A ......................... 1.3 cell compiler .................................................................................................... JESD12-1B ....................... 3 cell compiler .................................................................................................... JESD99-A ......................... 1.3 censured data ................................................................................................. JESD37............................. 3.1.5 centerline ........................................................................................................ EIA-557-A ......................... A central processing unit (CPU) ......................................................................... JESD100-B ....................... 1 certified process .............................................................................................. EIA-599-A ......................... 4 CF ................................................................................................................... see clamping factor C4D ................................................................................................................. see conductivity-connected charge-coupled device channel ........................................................................................................... JESD24............................. 1.2 channel ........................................................................................................... JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 10

Term

Document

Clause

channeled gate array ...................................................................................... JESD12-1B ....................... 4 channeled gate array ...................................................................................... JESD99-A ......................... 1.3 channelless gate array .................................................................................... JESD12-1B ....................... 4 channelless gate array .................................................................................... JESD99-A ......................... 1.3 channel region (of a JFET).............................................................................. JESD77-B ......................... 4.3.1 channel region (of an IGFET).......................................................................... JESD77-B ......................... 4.3.1 characteristic ................................................................................................... EIA-557-A ......................... A characteristic ................................................................................................... EIA-599-A ......................... 4 characteristic ................................................................................................... JEP131 ............................. 4 characteristic ................................................................................................... JEP132 ............................. B characteristic ................................................................................................... JESD66............................. 3.3.1 characteristic ................................................................................................... JESD77-B ......................... 2.1 characteristic ................................................................................................... JESD99-A ......................... 2.2.1 characteristic ................................................................................................... JESD34............................. 4 (1) characteristic ................................................................................................... JESD659-A ....................... 4.2 characteristic, (static) (of a bidirectional diode thyristor)................................. JESD77-B ......................... 6.1.1 characteristic, (static) (of a unidirectional diode thyristor)............................... JESD77-B ......................... 6.1.1 characterization............................................................................................... EIA-557-A ......................... A characterization............................................................................................... JEP131 ............................. 4 characterization............................................................................................... JESD659-A ....................... 4.3 charge carrier (in a semiconductor) ................................................................ see carrier (in a ...) charge-coupled device (CCD)......................................................................... JESD99-A ......................... 2.7.1 charge-coupled image sensor......................................................................... JESD99-A ......................... 2.7.1 charged device model (CDM) ......................................................................... JESD22-C101................... 4 charge-handling capacity ................................................................................ JESD99-A ......................... 2.7.4 charge packet ................................................................................................. JESD99-A ......................... 2.7.2 charge pump ................................................................................................... JESD99-A ......................... 1.2 charge-regeneration stage (of a digital circuit)................................................ JESD99-A ......................... 2.7.2 charge-transfer device (CTD).......................................................................... JESD99-A ......................... 2.7.1 charge-transfer efficiency (CTE) ..................................................................... JESD99-A ......................... 2.7.3 charge-transfer inefficiency (CTI).................................................................... JESD99-A ......................... 2.7.3 charge-transfer loss ........................................................................................ JESD99-A ......................... 2.7.3 charge-transfer time ........................................................................................ JESD99-A ......................... 2.7.6 checklist .......................................................................................................... EIA-557-A ......................... A check sheet..................................................................................................... EIA-557-A ......................... A chip ................................................................................................................. JESD77-B ......................... 2.1 chip ................................................................................................................. JESD99-A ......................... 1.2 chip attach....................................................................................................... see die bond chip, beam-lead............................................................................................... JESD99-A ......................... 1.2 chip bond ........................................................................................................ see bond, chip chip carrier (CC).............................................................................................. JESD30-B ......................... 3 chip carrier (CC).............................................................................................. JESD99-A ......................... 1.2 chip enable (E) ................................................................................................ JESD21-C......................... 2.1.20 chip-enable input............................................................................................. JESD100-B ....................... 1 chip enable to data retentiondisable time ....................................................... see disable time, chip enable to supply voltage going low chip enable to power down disable time ......................................................... see disable time, chip enable to power down

JEDEC Publication No. 120-A Page 11

Term

Document

Clause

chip enable to power up enable time .............................................................. see enable time, chip enable to power up chip, face-down ............................................................................................... JESD99-A ......................... 1.2 chip, face-up ................................................................................................... JESD99-A ......................... 1.2 chip, flip........................................................................................................... JESD99-A ......................... 1.2 chip-select input .............................................................................................. JESD100-B ....................... 1 chip select (S) ................................................................................................. JESD21-C......................... 2.1.54 circuit-commutated turn-off time...................................................................... JESD77-B ......................... 6.1.2 circuit element ................................................................................................. JESD12-1B ....................... 3 circuit element ................................................................................................. JESD99-A ......................... 1.2 circuit element, active ..................................................................................... JESD99-A ......................... 1.2 circuit element, parasitic ................................................................................. JESD99-A ......................... 1.2 circuit element, passive................................................................................... JESD99-A ......................... 1.2 circuit initialization ........................................................................................... JESD12-5 ......................... 2--16 circulating bias charge (for analog signal applications) .................................. JESD99-A ......................... 2.7.2 CISC................................................................................................................ see complex-instruction-set computer CK ................................................................................................................... see input and output clock CKE................................................................................................................. see clock enable CL.................................................................................................................... see clear clamped package (CP).................................................................................... JESD30-B ......................... 3 clamping factor (CF)........................................................................................ JESD77-B ......................... 7.1.2 clamping voltage ............................................................................................. JESD77-B ......................... 7.1.2 clamping voltage ............................................................................................. JESD77-B ......................... 7.3.2 class ................................................................................................................ JESD16-A ......................... 5.4 clear ................................................................................................................ JESD100-B ....................... 1 clear algorithm (for a flash EEPROM) ............................................................. JESD100-B ....................... 1 clearance distance .......................................................................................... JESD4............................... 4.2 clear (CL) ........................................................................................................ JESD21-C......................... 2.1.15 clear disturb .................................................................................................... JESD100-B ....................... 1 clock cycle....................................................................................................... JESD100-B ....................... 1 clock distribution ............................................................................................. JESD12-1B ....................... 3 clock distribution network ................................................................................ JESD99-A ......................... 1.2 clock driver...................................................................................................... JESD99-A ......................... 2.5.1 clock enable (CKE) ......................................................................................... JESD21-C......................... 2.1.14 clock frequency, maximum.............................................................................. JESD99-A ......................... 2.3.5 clock frequency, maximum ............................................................................. see maximum clock frequency clock skew....................................................................................................... JESD12-1B ....................... 3 clock skew....................................................................................................... JESD99-A ......................... 1.2 C-mode ........................................................................................................... J-STD-035 ........................ 2.4 CMOS ............................................................................................................. see complementary metal-oxide semiconductor CMOS-and-DMOS (C/DMOS) technology ...................................................... JESD99-A ......................... 1.2 CMRR ............................................................................................................. see common-mode rejection ratio coaxial package .............................................................................................. JESD25............................. 1.3.3 cold plate......................................................................................................... JESD51-1 ......................... A collecting junction............................................................................................ JESD77-B ......................... 2.1 collecting region (within a semiconductor device)........................................... JESD77-B ......................... 2.1 collector........................................................................................................... JESD77-B ......................... 4.1.1

JEDEC Publication No. 120-A Page 12

Term

Document

Clause

collector-base depletion layer ......................................................................... see depletion layer, collector(-base) collector(-base) junction.................................................................................. see junction, collector(-base) collector-base space-charge region................................................................ see space-charge region, collector(-base) collector-base time constant ........................................................................... JESD77-B ......................... 4.1.2 collector-base ................................................................................................. see "How to Use" collector (C, c) ................................................................................................. JESD10............................. 1.2 collector current .............................................................................................. JESD77-B ......................... 4.1.2 collector current .............................................................................................. JESD77-B ......................... 4.4.2 collector current, peak .................................................................................... see peak collector current collector cutoff current..................................................................................... JESD77-B ......................... 4.1.2 collector cutoff current..................................................................................... JESD77-B ......................... 4.4.2 collector depletion layer .................................................................................. see depletion layer, collector(-base) collector-emitter saturation resistance ............................................................ JESD77-B ......................... 4.1.2 collector-emitter .............................................................................................. see "How to Use" collector field-effect transistor ......................................................................... see transistor, collector field-effect collector junction ............................................................................................. see junction, collector collector junction ............................................................................................. see junction, collector(-base) collector junction ............................................................................................. JESD77-B ......................... 6.1.1 collector region, functional .............................................................................. JESD77-B ......................... 4.1.1 collector region, (physical) .............................................................................. JESD77-B ......................... 4.1.1 collector space-charge region......................................................................... see space-charge region, collector(-base) collector supply voltage................................................................................... JESD77-B ......................... 4.1.2 collector terminal (C, c) ................................................................................... JESD77-B ......................... 4.1.1 collector .......................................................................................................... see also "How to Use" color temperature ............................................................................................ JESD77-B ......................... 5.1.1 column address (CA) ...................................................................................... JESD21-C......................... 2.1.11 column enable (CE or CAS)............................................................................ JESD21-C......................... 2.1.12 combinational fault .......................................................................................... JESD12-5 ......................... 2--2.2.1 combinational logic function............................................................................ JESD99-A ......................... 2.3.1 command/address (CA) .................................................................................. JESD21-C......................... 2.10.1 command clock bar (CCLK\) ........................................................................... JESD21-C......................... 2.10.3 command clock (CCLK) .................................................................................. JESD21-C......................... 2.10.2 common-base ... ............................................................................................. see "How to Use" common cause................................................................................................ EIA-557-A ......................... A common cause................................................................................................ JEP131 ............................. 4 common cause................................................................................................ JEP132 ............................. B common cause................................................................................................ JESD659-A ....................... 4.4 common-collector ........................................................................................... see "How to Use" common-drain ... ............................................................................................. see "How to Use" common-emitter ... .......................................................................................... see "How to Use" common-mode input impedance..................................................................... see input impedance, common-mode common-mode input voltage........................................................................... JESD99-A ......................... 2.4.4 common-mode input voltage range................................................................. JESD99-A ......................... 2.4.4 common-mode output voltage......................................................................... JESD99-A ......................... 2.4.5 common-mode rejection ratio (CMRR)............................................................ JESD99-A ......................... 2.4.8

JEDEC Publication No. 120-A Page 13

Term

Document

Clause

common-mode voltage amplification............................................................... see voltage amplification, common-mode common-source ... .......................................................................................... see "How to Use" commutation.................................................................................................... EIA-282-A ......................... 1.3 companding DAC ............................................................................................ JESD99-A ......................... 2.5.2.1 comparator, differential voltage....................................................................... JESD99-A ......................... 2.5.1 comparison unit (CU) ...................................................................................... JESD51-1 ......................... A complementary integrated circuit technology.................................................. JESD99-A ......................... 1.2 complementary metal-oxide semiconductor (CMOS) technology ................... JESD99-A ......................... 1.2 complete data.................................................................................................. JESD37............................. 3.1.4 complex-instruction-set computer (CISC) ....................................................... JESD100-B ....................... 1 compliance ...................................................................................................... JESD35-A ......................... 2.3 compliance, current (of a DAC)....................................................................... JESD99-A ......................... 2.5.2.2 compliance, voltage (of a DAC) ...................................................................... JESD99-A ......................... 2.5.2.2 component (of a hybrid integrated circuit)....................................................... JESD99-A ......................... 1.2 component, active (of a hybrid integrated circuit) ........................................... JESD99-A ......................... 1.2 component, discrete (of a hybrid integrated circuit) ........................................ JESD99-A ......................... 1.2 component, integrated (of a hybrid integrated circuit)..................................... JESD99-A ......................... 1.2 component, passive (of a hybrid integrated circuit) ........................................ JESD99-A ......................... 1.2 component problem ........................................................................................ JESD671-A ....................... 5 component specification document................................................................. EIA-555............................. 2.8 conducting period (of a rectifier circuit element) ............................................. EIA-282-A ......................... 1.3 conduction period (of a rectifier circuit element) ............................................. see conducting period (of a ...) conductive material ......................................................................................... EIA-541............................. 2.2.2.2 conductive material ......................................................................................... JESD625-A ....................... 4 conductivity-connected charge-coupled device (C4D).................................... JESD99-A ......................... 2.7.1 confidence interval .......................................................................................... JESD37............................. 3.1.8 configure ......................................................................................................... JESD32............................. 1.4 connect ........................................................................................................... JESD73............................. 3 connection, electrical (within a semiconductor device) ................................... JESD99-A ......................... 1.2 constant current threshold voltage.................................................................. JESD28............................. 4.13 constant current threshold voltage.................................................................. JESD60............................. 4.14 contact, bump.................................................................................................. JESD99-A ......................... 1.2 containment..................................................................................................... JESD671-A ....................... 5 content-addressable memory (CAM) .............................................................. JESD100-B ....................... 1 continuous improvement ................................................................................. JEP132 ............................. B control ............................................................................................................. JEP131 ............................. 4 control ............................................................................................................. JESD34............................. 4 (2) control bus ...................................................................................................... JESD100-B ....................... 1 control-charge region (within a semiconductor device)................................... JESD77-B ......................... 2.1 control chart .................................................................................................... EIA-557-A ......................... A control chart .................................................................................................... JEP132 ............................. B control current ................................................................................................. JESD14............................. 6.7 controllability ................................................................................................... JESD12-5 ......................... 2--14 controllable on-state current, nonrepetitive peak ........................................... see nonrepetitive peak controllable on-state current controllable on-state current, repetitive peak ................................................. see repetitive peak controllable on-state current

JEDEC Publication No. 120-A Page 14

Term

Document

Clause

controlled edge ............................................................................................... JESD65............................. 2.2 controlled SPCM ............................................................................................. JESD14............................. 2.5 control limit ...................................................................................................... JEP132 ............................. B control limit ...................................................................................................... JESD659-A ....................... 4.6 control limits .................................................................................................... EIA-557-A ......................... A control limits .................................................................................................... JEP131 ............................. 4 control loop ..................................................................................................... EIA-557-A ......................... A control loop ..................................................................................................... JESD659-A ....................... 4.5 control plans.................................................................................................... JEP131 ............................. 4 control region (within a semiconductor device) ............................................... JESD77-B ......................... 2.1 control terminal................................................................................................ JESD14............................. 5.3 control voltage................................................................................................. JESD14............................. 6.6 convergence period ........................................................................................ JESD61............................. 4 conversion code (of a DAC) ............................................................................ JESD99-A ......................... 2.5.2.1 conversion code (of an ADC) .......................................................................... JESD99-A ......................... 2.5.2.1 conversion efficiency (of a photon-emitting device) ........................................ JESD77-B ......................... 5.3.1 conversion efficiency (of a photovoltaic diode) ............................................... JESD77-B ......................... 5.2.1 conversion loss ............................................................................................... JESD77-B ......................... 3.2.2 conversion rate (of an externally controlled ADC)........................................... JESD99-A ......................... 2.5.2.3 conversion time (of an ADC) ........................................................................... JESD99-A ......................... 2.5.2.3 cool-down time ................................................................................................ JESD78............................. 2.1 coplanarity....................................................................................................... JESD95-1 ......................... 2.2 coprocessor .................................................................................................... JESD100-B ....................... 1 core-limited IC ................................................................................................. JESD12-1B ....................... 3 core-limited integrated circuit .......................................................................... JESD99-A ......................... 1.3 corrective action.............................................................................................. JESD671-A ....................... 5 CP ................................................................................................................... see clamped package CPU................................................................................................................. see central processing unit cratering .......................................................................................................... JESD22-B116 ................... 2.4.3 creepage distance........................................................................................... JESD4............................... 4.1 creepage distance........................................................................................... JESD14............................. 6.11 crest working off-state voltage ........................................................................ JESD77-B ......................... 6.1.2 crest working reverse voltage ......................................................................... JESD77-B ......................... 6.1.2 critical.............................................................................................................. EIA-599-A ......................... 4 critical charge.................................................................................................. JESD57............................. 2.1 critical failure mechanism................................................................................ JEP131 ............................. 4 critical failure mechanism................................................................................ JESD659-A ....................... 4.7 critical gate turn-off drive-pulse duration......................................................... JESD77-B ......................... 6.1.2 critical gate turn-on drive-pulse duration......................................................... JESD77-B ......................... 6.1.2 critical path...................................................................................................... JESD12-1B ....................... 3 critical path...................................................................................................... JESD99-A ......................... 1.2 critical process node ....................................................................................... EIA-557-A ......................... A critical process node ....................................................................................... JEP132 ............................. B critical rate of rise of commutating voltage (of a reverse-conducting triode thyristor) ................................................... JESD77-B ......................... 6.1.2 critical rate of rise of off-state voltage ............................................................. JESD66............................. table 1 critical rate of rise of on-state current.............................................................. JESD77-B ......................... 6.1.2 critical rate of rise of on-state voltage ............................................................. JESD66............................. table 1

JEDEC Publication No. 120-A Page 15

Term

Document

Clause

critical rate of rise of the reapplied off-state voltage (of a triac) ...................... JESD77-B ......................... 6.1.2 crossover ........................................................................................................ JESD99-A ......................... 1.2 crossover time................................................................................................. see turn-off crossover time cross-section................................................................................................... JESD57............................. 2.2 cross section ................................................................................................... JESD61............................. 4 crossunder ...................................................................................................... JESD99-A ......................... 1.2 CTD................................................................................................................. see charge-transfer device CTE ................................................................................................................. see charge-transfer efficiency CTI .................................................................................................................. see charge-transfer inefficiency CTR................................................................................................................. see current transfer ratio CU ................................................................................................................... see comparison unit cumsum chart.................................................................................................. EIA-557-A ......................... A current fall time................................................................................................ JESD77-B ......................... 4.4.2 current, average ............................................................................................. see average current current compliance (of a DAC)........................................................................ see compliance, current (of a ...) current delay time............................................................................................ JESD77-B ......................... 4.1.2 current fall time................................................................................................ JESD77-B ......................... 4.1.2 current fall time................................................................................................ JESD77-B ......................... 4.3.2 current limiting, foldback ................................................................................. see foldback current limiting current-limit sense voltage .............................................................................. JESD99-A ......................... 2.6.3 current regulator diode .................................................................................... JESD77-B ......................... 3.5.1 current return path........................................................................................... JEP123 ............................. 15 current rise time .............................................................................................. JESD77-B ......................... 4.1.2 current rise time .............................................................................................. JESD77-B ......................... 4.3.2 current rise time .............................................................................................. JESD77-B ......................... 4.4.2 current-sense voltage ..................................................................................... JESD99-A ......................... 2.6.3 current-sink driver ........................................................................................... see sink driver current-source driver ....................................................................................... see source driver current storage time ........................................................................................ JESD77-B ......................... 4.1.2 current tail time................................................................................................ JESD77-B ......................... 4.1.2 current tail time................................................................................................ JESD77-B ......................... 4.3.2 current tail time................................................................................................ JESD77-B ......................... 4.4.2 current transfer ratio (CTR) ............................................................................. JESD77-B ......................... 5.4.2 current turn-off delay time ............................................................................... JESD77-B ......................... 4.3.2 current turn-off delay time ............................................................................... JESD77-B ......................... 4.4.2 current turn-off time......................................................................................... JESD77-B ......................... 4.1.2 current turn-off time......................................................................................... JESD77-B ......................... 4.3.2 current turn-off time......................................................................................... JESD77-B ......................... 4.4.2 current turn-on delay time ............................................................................... JESD77-B ......................... 4.3.2 current turn-on delay time ............................................................................... JESD77-B ......................... 4.4.2 current turn-on time......................................................................................... JESD77-B ......................... 4.1.2 current turn-on time......................................................................................... JESD77-B ......................... 4.3.2 current turn-on time......................................................................................... JESD77-B ......................... 4.4.2 customer ......................................................................................................... JESD38............................. 1.4c cutoff current ................................................................................................... JESD77-B ......................... 4.3.2 cutoff frequency .............................................................................................. JESD77-B ......................... 3.6.2 cutoff frequency .............................................................................................. JESD99-A ......................... 2.4.3 cutoff voltage (of a depletion-type FET) .......................................................... JESD77-B ......................... 4.3.2

JEDEC Publication No. 120-A Page 16

Term

Document

Clause

cycle................................................................................................................ JESD100-B ....................... 1 cycles to acquire PLL lock .............................................................................. JESD65............................. 3 cycle time ........................................................................................................ JESD100-B ....................... 2.2 cycle-to-cycle period jitter ............................................................................... JESD65............................. 3

D

D...................................................................................................................... see data input D or d .............................................................................................................. see drain D or d .............................................................................................................. see drain terminal DAC................................................................................................................. see digital-to-analog converter D/A converter (DAC) ....................................................................................... see digital-to-analog converter dambar ............................................................................................................ JESD95-1 ......................... 3 (SPP-014) dark condition.................................................................................................. JESD77-B ......................... 5.2.1 dark current ..................................................................................................... JESD77-B ......................... 5.2.2 dark current ..................................................................................................... JESD99-A ......................... 2.7.5 dark current density, average ........................................................................ JESD99-A ......................... 2.7.5 dark current spike ........................................................................................... JESD99-A ......................... 2.7.5 Darlington phototransistor ............................................................................... see phototransistor, Darlington Darlington transistor ........................................................................................ JESD77-B ......................... 4.1.1 data bar polling ............................................................................................... JESD100-B ....................... 1 data bus .......................................................................................................... JESD100-B ....................... 1 data change .................................................................................................... JESD100-B ....................... 1 data clock bar (DCLK\).................................................................................... JESD21-C......................... 2.10.5 data clock (DCLK) ........................................................................................... JESD21-C......................... 2.10.4 data collection ................................................................................................. JEP132 ............................. B data cycle........................................................................................................ JESD100-B ....................... 1 data input (D) .................................................................................................. JESD21-C......................... 2.1.16 data input/output (DQ)..................................................................................... JESD21-C......................... 2.1.18 data output (Q) ................................................................................................ JESD21-C......................... 2.1.47 data points ...................................................................................................... EIA-557-A ......................... A data points ...................................................................................................... JEP132 ............................. B data-retention mode ........................................................................................ JESD100-B ....................... 1 data-retention-mode recovery time ................................................................. see recovery time, data-retention-mode data-retention supply current (of an SRAM offering a data-retention mode) .. JESD99-A ......................... 2.3.3 data-retention supply voltage (of an SRAM offering a data-retention mode) .. JESD99-A ......................... 2.3.2 data-retention time .......................................................................................... JESD100-B ....................... 1 data rewrite ..................................................................................................... JESD100-B ....................... 1 data transfer/output enable input .................................................................... JESD21-C......................... 2.2.2 data transfer/output enable input .................................................................... JESD21-C......................... 2.2.9 date code ........................................................................................................ JEP130 ............................. 2 date of last change.......................................................................................... EIA-724............................. 2.2 date of update ................................................................................................. EIA-724............................. 2.2 datum .............................................................................................................. JESD95-1 ......................... 2.2 datum feature .................................................................................................. JESD95-1 ......................... 2.2 DB ................................................................................................................... see disk-button DC ................................................................................................................... see diagnostic clock dc controller .................................................................................................... JESD14............................. 3.2 dc drain current ............................................................................................... JESD60............................. 4.5 dc forward voltage........................................................................................... EIA-282-A ......................... 5.6.5.1

JEDEC Publication No. 120-A Page 17

Term

Document

Clause

dc gate current ................................................................................................ JESD60............................. 4.6 DCLK............................................................................................................... see data clock DCLK\.............................................................................................................. see data clock bar dc power dissipation ....................................................................................... JESD99-A ......................... 2.2.4 dc reverse current ........................................................................................... EIA-282-A ......................... 5.6.2.1 dc terminal....................................................................................................... JESD14............................. 5.2 dc test ............................................................................................................. JESD99-A ......................... 1.2 dc trigger point (on the gate characteristic)..................................................... JESD77-B ......................... 6.1.1 dc ... ................................................................................................................ see also "How to Use" decoder ........................................................................................................... JESD99-A ......................... 2.5.1 definitive-data document ................................................................................. JEP103-A.......................... ­ delay time........................................................................................................ JESD77-B ......................... 2.2 delay time (between input and output) ............................................................ JESD77-B ......................... 2.2 delay time........................................................................................................ JESD77-B ......................... 4.1.2 delay time........................................................................................................ JESD77-B ......................... 5.2.2 delay time........................................................................................................ JESD77-B ......................... 5.4.2 delay time........................................................................................................ JESD99-A ......................... 2.3.5 delay time........................................................................................................ JESD99-A ......................... 2.4.3 delay time........................................................................................................ JESD100-B ....................... 2.2 delay time, (digital) (of a linear or a multiplying DAC) ..................................... JESD99-A ......................... 2.5.2.3 delay time, reference (of a multiplying DAC)................................................... JESD99-A ......................... 2.5.2.3 depletion layer (associated with a surface)..................................................... see layer, depletion (associated with a surface) depletion layer (associated with p-n semiconductor junction)......................... see layer, depletion (associated with p-n semiconductor junction) depletion-layer capacitance ............................................................................ JESD77-B ......................... 4.1.2 depletion layer, collector(-base)...................................................................... JESD77-B ......................... 4.1.1 depletion layer, emitter(-base) ........................................................................ JESD77-B ......................... 4.1.1 depletion-mode operation ............................................................................... JESD24............................. 1.2 depletion-mode operation ............................................................................... JESD77-B ......................... 4.3.1 depletion-type field-effect transistor ................................................................ JESD77-B ......................... 4.3.1 depletion-type transistor.................................................................................. JESD24............................. 1.2 depopulation ................................................................................................... JESD95-1 ......................... 5.4.4 depopulation ................................................................................................... JESD95-1 ......................... 14.5.2 deposited oxide............................................................................................... see oxide, deposited deposition........................................................................................................ JESD99-A ......................... 1.2 deposition, vapor-phase.................................................................................. JESD99-A ......................... 1.2 desiccant......................................................................................................... JEP124 ............................. 4.2 desiccant......................................................................................................... J-STD-033 ........................ 5 design intent.................................................................................................... JEP131 ............................. 4 design life........................................................................................................ JEP131 ............................. 4 design module................................................................................................. JESD12-1B ....................... 3 design module................................................................................................. JESD99-A ......................... 1.3 design of experiments ..................................................................................... see DOE design of experiments (DOE).......................................................................... JEP131 ............................. 4 design validation (DV) ..................................................................................... JEP131 ............................. 4 design verification (DV) ................................................................................... JEP131 ............................. 4 detectable fault................................................................................................ JESD12-5 ......................... 2--8

JEDEC Publication No. 120-A Page 18

Term

Document

Clause

detected fault .................................................................................................. JESD12-5 ......................... 2--8.1 detector area ................................................................................................... JESD77-B ......................... 5.2.2 detector diode ................................................................................................. JESD77-B ......................... 3.2.1 detector noise current ..................................................................................... JESD77-B ......................... 5.2.2 detector noise voltage..................................................................................... JESD77-B ......................... 5.2.2 detector signal current .................................................................................... JESD77-B ......................... 5.2.2 detector signal voltage .................................................................................... JESD77-B ......................... 5.2.2 deviation from coplanarity ............................................................................... JESD22-B108 ................... 3.2 device-level description................................................................................... JESD12-1B ....................... 3 device-level description................................................................................... JESD99-A ......................... 1.3 device, microelectronic ................................................................................... JESD99-A ......................... 1.2 device type...................................................................................................... JESD26-A ......................... 3.5 device under test............................................................................................. see DUT diac ................................................................................................................. JESD77-B ......................... 6.1.1 diagnostic clock (DC) ...................................................................................... JESD21-C......................... 2.1.17 dice ................................................................................................................. JESD77-B ......................... 2.1 dice ................................................................................................................. see die die ................................................................................................................... JESD77-B ......................... 2.1 die ................................................................................................................... JESD99-A ......................... 1.2 die attachment................................................................................................. see die bond die-attach pad ................................................................................................. JEP123 ............................. 15 die attach view area ........................................................................................ J-STD-035 ........................ 2.6 die bond .......................................................................................................... JESD51-1 ......................... A die bond .......................................................................................................... see bond, die dielectric isolation............................................................................................ see isolation, dielectric die surface view area ...................................................................................... J-STD-035 ........................ 2.7 die type ........................................................................................................... JESD26-A ......................... 3.4 differential input impedance ............................................................................ see input impedance, differential differential inputs ............................................................................................. JESD99-A ......................... 2.4.1 differential input voltage .................................................................................. JESD99-A ......................... 2.4.4 differential linearity error (of a linear ADC)...................................................... see linearity error, differential (of a ...) differential linearity error (of a linear DAC)...................................................... see linearity error, differential (of a ...) differential line receiver ................................................................................... JESD99-A ......................... 2.5.1 differential output impedance .......................................................................... see output impedance, differential differential outputs........................................................................................... JESD99-A ......................... 2.4.1 differential output voltage................................................................................ JESD99-A ......................... 2.4.5 differential video amplifier ............................................................................... JESD99-A ......................... 2.5.1 differential voltage amation ............................................................................. see voltage amplification, differential differential voltage comparatorplific ................................................................ see comparator, differential voltage diffused layer................................................................................................... see layer, diffused diffused resistor............................................................................................... see resistor, diffused diffusion, impurity ............................................................................................ JESD99-A ......................... 1.2 diffusion (of charge carriers) ........................................................................... JESD77-B ......................... 2.1 digital delay time (of a linear or a multiplying DAC) ........................................ see delay time, (digital) (of a ...) digital integrated circuit ................................................................................... see integrated circuit, digital digital microcircuit ........................................................................................... see microcircuit, digital digital settling time (of a linear or a multiplying DAC)...................................... see settling time, (digital) (of a ...) digital signal .................................................................................................... see signal, digital

JEDEC Publication No. 120-A Page 19

Term

Document

Clause

digital slew rate (of a linear or a multiplying DAC) .......................................... see slew rate, (digital) (of a ...) digital-to-analog converter (DAC).................................................................... JESD99-A ......................... 2.5.2.1 diode, barrier ................................................................................................... JESD99-A ......................... 1.2 diode, hot-electron .......................................................................................... JESD99-A ......................... 1.2 diode, Schottky ............................................................................................... JESD99-A ......................... 1.2 diode, semiconductor ...................................................................................... JESD99-A ......................... 1.2 DIP .................................................................................................................. JESD75............................. 2.1 DIP .................................................................................................................. see dual-in-line package DIP .................................................................................................................. see package, dual-in-line disable time ..................................................................................................... JESD100-B ....................... 2.2 disable time, chip enable to data retention ..................................................... JESD100-B ....................... 2.2 disable time, chip enable to power down ........................................................ JESD100-B ....................... 2.2 disable time from the high level (of an H-type open-circuit output) ................. JESD99-A ......................... 2.3.5 disable time from the high level (of a three-state output) ................................ JESD99-A ......................... 2.3.5 disable time from the low level (of an L-type output)....................................... JESD99-A ......................... 2.3.5 disable time from the low level (of a three-state output) ................................. JESD99-A ......................... 2.3.5 disable time (of an open-collector output) ....................................................... JESD99-A ......................... 2.3.5 disable time (of an open-drain output) ............................................................ JESD99-A ......................... 2.3.5 disable time (of an open-emitter output) ......................................................... JESD99-A ......................... 2.3.5 disable time (of an open-source output).......................................................... JESD99-A ......................... 2.3.5 disable time (of a three-state output) .............................................................. JESD99-A ......................... 2.3.5 disable time, output (of a three-state output) .................................................. JESD100-B ....................... 2.2 disable transition time from the high level (of an H-type open-circuit output) . JESD99-A ......................... 2.3.5 disable transition time from the high level (of a three-state output) ................ JESD99-A ......................... 2.3.5 disable transition time from the low level (of an L-type open-circuit output) ... JESD99-A ......................... 2.3.5 disable transition time from the low level (of a three-state output).................. JESD99-A ......................... 2.3.5 disconnect....................................................................................................... JESD73............................. 3 discrepancy ..................................................................................................... see nonconformity discrepant material.......................................................................................... EIA-557-A ......................... A discrete component (of a hybrid integrated circuit) ......................................... see component, discrete (of a ...) discrete device ................................................................................................ see discrete (semiconductor) device discrete semiconductor device........................................................................ JESD77-B ......................... 2.1 discrete (semiconductor) device ..................................................................... JESD99-A ......................... 1.2 discretionary wiring ......................................................................................... JESD99-A ......................... 1.2 discrimination .................................................................................................. JEP132 ............................. B disk-button (DB) .............................................................................................. JESD30-B ......................... 3 dislocation ....................................................................................................... JESD99-A ......................... 1.2 displacement damage ..................................................................................... JEP133 ............................. 3 disposition ....................................................................................................... JESD671-A ....................... 5 dissipative material ......................................................................................... EIA-541............................. 2.2.2.3 distributed circuit element ............................................................................... see element, distributed circuit distributed delay model ................................................................................... JESD12-1B ....................... 3 distributed delay model ................................................................................... JESD99-A ......................... 1.3 DM................................................................................................................... EIA-724............................. 2.2 DMOS ............................................................................................................. see double-diffused MOS DOE ................................................................................................................ see design of experiments DOE ................................................................................................................ JEP132 ............................. B dopant ............................................................................................................. JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 20

Term

Document

Clause

dose rate burnout ............................................................................................ JEP133 ............................. 3 dose rate upset ............................................................................................... JEP133 ............................. 3 double buffered read transfer (DRT) ............................................................... JESD21-C......................... 2.6.14 double-diffused MOS (DMOS) technology ...................................................... JESD99-A ......................... 1.2 double-way rectifier circuit .............................................................................. EIA-282-A ......................... 1.3 double word..................................................................................................... JESD100-B ....................... 1 DPM ................................................................................................................ see dual port memory DPSRAM......................................................................................................... see dual port static RAM DQ................................................................................................................... see data input/output DQM................................................................................................................ see input/output data mask drain current .................................................................................................... JESD77-B ......................... 4.3.2 drain current .................................................................................................... JESD28............................. 4.5 drain current, dc .............................................................................................. JESD60............................. 4.5 drain cutoff current .......................................................................................... JESD77-B ......................... 4.3.2 drain (D, d) ...................................................................................................... JESD24............................. 1.2 drain leakage current ...................................................................................... JESD60............................. 4.17 drain power voltage (VDD).............................................................................. JESD21-C......................... 2.3.4 drain region ..................................................................................................... JESD77-B ......................... 4.3.1 drain-source on-state resistance..................................................................... JESD77-B ......................... 4.3.2 drain voltage ................................................................................................... JESD28............................. 4.2 drain-source voltage ....................................................................................... JESD60............................. 4.2 drain supply voltage ........................................................................................ JESD77-B ......................... 4.3.2 drain terminal (D, d) ........................................................................................ JESD77-B ......................... 4.3.1 DRAM.............................................................................................................. see dynamic (random-access) memory drift .................................................................................................................. JESD99-A ......................... 2.2.3 driver ............................................................................................................... JESD99-A ......................... 2.5.1 DRT................................................................................................................. see double buffered read transfer DSF ................................................................................................................. see special function enable input D-star detectivity ............................................................................................. JESD77-B ......................... 5.2.2 dual-gate field-effect transistor........................................................................ JESD24............................. 1.2 dual-gate field-effect transistor........................................................................ JESD77-B ......................... 4.3.1 dual-in-line package (DIP)............................................................................... JESD21-C......................... 2.7.3 dual-in-line package (DIP)............................................................................... see package, dual-in-line dual port memory (DPM) ................................................................................. JESD21-C......................... 2.4.4 dual port static RAM (DPSRAM) ..................................................................... JESD21-C......................... 2.4.5 duplex transmission ........................................................................................ JESD100-B ....................... 1 DUT................................................................................................................. JESD51-1 ......................... A DUT................................................................................................................. JESD57............................. 2.3 DUT................................................................................................................. JESD78............................. 2.2 DV ................................................................................................................... see design validation DW .................................................................................................................. EIA-724............................. 2.2 dynamic impedance ........................................................................................ JESD77-B ......................... 7.3.2 dynamic memory............................................................................................. see dynamic (random-access) memory dynamic memory............................................................................................. see dynamic (read/write) memory dynamic random access memory (DRAM)...................................................... JESD21-C......................... 2.4.6 dynamic (random-access) memory (DRAM) ................................................... JESD100-B ....................... 1 dynamic range................................................................................................. JESD99-A ......................... 2.7.4 dynamic (read/write) memory.......................................................................... JESD100-B ....................... 1

JEDEC Publication No. 120-A Page 21

Term

Document

Clause

dynamic resistance at inflection point ............................................................. JESD77-B ......................... 3.3.2

E

E...................................................................................................................... see chip enable E or e............................................................................................................... see emitter E or e............................................................................................................... see emitter terminal EAROM ........................................................................................................... see electrically alterable read-only memory EEPROM......................................................................................................... see electrically erasable programmable read-only memory EEPROM redundancy ..................................................................................... JESD100-B ....................... 1 effective LET ................................................................................................... JESD57............................. 2.4 efficiency ......................................................................................................... JEP132 ............................. B efficiency ......................................................................................................... JESD77-B ......................... 3.6.2 EIA .................................................................................................................. EIA-724............................. 2.2 EIA PLC-CIL algorithm.................................................................................... EIA-724............................. 2.2 electrical connection (within a semiconductor device) .................................... JESD77-B ......................... 2.1 electrical connection (within a semiconductor device) .................................... see connection, electrical (within a ...) electrical length of signal path......................................................................... JEP123 ............................. 15 electrically alterable read-only memory (EAROM) .......................................... JESD100-B ....................... 1 electrically erasable programmable read only memory (EEPROM)................ JESD21-C......................... 2.4.8 electrically erasable programmable read-only memory (EEPROM)................ JESD100-B ....................... 1 electrical model parameter.............................................................................. JEP123 ............................. 15 electrical problem ............................................................................................ JESD671-A ....................... 5 electrical test failure after stressing................................................................. JESD47............................. 2.4 electrode ......................................................................................................... JESD10............................. 1.2 electrode ......................................................................................................... JESD24............................. 1.2 electrode (for a semiconductor device) ........................................................... EIA-282-A ......................... 1.1 electrode (of a semiconductor device) ............................................................ JESD77-B ......................... 2.1 electrode (of a semiconductor device) ............................................................ JESD99-A ......................... 1.2 electrostatic charge......................................................................................... see static electricity electrostatic discharge (ESD).......................................................................... JESD625-A ....................... 4 electrostatic discharge (ESD).......................................................................... JESD22-C101................... 4 electrostatic-discharge-sensitive device ......................................................... JESD77-B ......................... 2.1 electrostatic-discharge-sensitive device ......................................................... JESD99-A ......................... 1.2 electrostatic-discharge sensitivity (ESDS) ...................................................... see electrostatic-discharge susceptibility electrostatic-discharge susceptibility (ESDS) ................................................. JESD625-A ....................... 4 electrostatic field ............................................................................................. JESD625-A ....................... 4 electrostatic shielding...................................................................................... JESD625-A ....................... 4 electrostatic shielding material........................................................................ EIA-541............................. 2.2.2.1 element, distributed circuit .............................................................................. JESD99-A ......................... 1.2 element (of a discrete device) ......................................................................... JESD77-B ......................... 2.1 elimination of non-valued activities ................................................................. JEP132 ............................. B embedded gate array ...................................................................................... JESD12-1B ....................... 3 embedded gate array ...................................................................................... JESD99-A ......................... 1.3 embedding ...................................................................................................... JESD99-A ......................... 1.2 emissivity ........................................................................................................ JEP138 ............................. 2 emissivity ........................................................................................................ JESD51-1 ......................... A

JEDEC Publication No. 120-A Page 22

Term

Document

Clause

emissivity ........................................................................................................ JESD77-B ......................... 5.3.2 emitter-base depletion layer............................................................................ see depletion layer, emitter(-base) emitter-base junction....................................................................................... see junction, emitter(-base) emitter-base ... ................................................................................................ see "How to Use" emitter-collector offset current......................................................................... JESD77-B ......................... 4.1.2 emitter current ................................................................................................. JESD77-B ......................... 4.1.2 emitter cutoff current ....................................................................................... JESD77-B ......................... 4.1.2 emitter depletion layer..................................................................................... see depletion layer, emitter(-base) emitter (E, e) ................................................................................................... JESD10............................. 1.2 emitter-emitter on-state resistance.................................................................. JESD77-B ......................... 4.1.2 emitter follower................................................................................................ JESD99-A ......................... 2.2.6 emitter junction................................................................................................ see junction, emitter(-base) emitter power voltage (VEE) ........................................................................... JESD21-C......................... 2.3.7 emitter current ................................................................................................. JESD77-B ......................... 4.4.2 emitter region .................................................................................................. JESD77-B ......................... 4.2.1 emitter region, functional................................................................................. JESD77-B ......................... 4.1.1 emitter region, (physical)................................................................................. JESD77-B ......................... 4.1.1 emitter reverse current .................................................................................... JESD77-B ......................... 4.2.2 emitter saturation voltage................................................................................ JESD77-B ......................... 4.2.2 emitter space-charge region ........................................................................... see space-charge region, emitter(-base) emitter supply voltage ..................................................................................... JESD77-B ......................... 4.1.2 emitter terminal (E).......................................................................................... JESD77-B ......................... 4.2.1 emitter terminal (E, e)...................................................................................... JESD77-B ......................... 4.1.1 emitter ... ......................................................................................................... see also "How to Use" emitting junction .............................................................................................. JESD77-B ......................... 2.1 empty zero ...................................................................................................... JESD99-A ......................... 2.7.2 enable time...................................................................................................... JESD100-B ....................... 2.2 enable time, chip enable to power up ............................................................. JESD100-B ....................... 2.2 enable time (of an open-collector output)........................................................ JESD99-A ......................... 2.3.5 enable time (of an open-drain output) ............................................................. JESD99-A ......................... 2.3.5 enable time (of an open-emitter output) .......................................................... JESD99-A ......................... 2.3.5 enable time (of an open-source output) .......................................................... JESD99-A ......................... 2.3.5 enable time (of a three-state output) ............................................................... JESD99-A ......................... 2.3.5 enable time, output (of a three-state output) ................................................... JESD100-B ....................... 2.2 enable time to the high level (of an H-type open-circuit output)...................... JESD99-A ......................... 2.3.5 enable time to the high level (of a three-state output)..................................... JESD99-A ......................... 2.3.5 enable time to the low level (of an L-type open-circuit output)........................ JESD99-A ......................... 2.3.5 enable time to the low level (of a three-state output) ...................................... JESD99-A ......................... 2.3.5 enable transition time to the high level (of an H-type open-circuit output) ...... JESD99-A ......................... 2.3.5 enable transition time to the high level (of a three-state output) ..................... JESD99-A ......................... 2.3.5 enable transition time to the low level (of an L-type open-circuit output) ........ JESD99-A ......................... 2.3.5 enable transition time to the low level (of a three-state output)....................... JESD99-A ......................... 2.3.5 encoder ........................................................................................................... JESD99-A ......................... 2.5.1 end-point linearity error (of a linear and adjustable ADC) ............................... see linearity error, end-point (of a ...) end-point linearity error (of a linear and adjustable DAC) ............................... see linearity error, end-point (of a ...) end-product parameter.................................................................................... EIA-599-A ......................... 4 endurance (of a reprogrammable read-only memory)..................................... JESD100-B ....................... 1 enhanced synchronous DRAM (ESDRAM)..................................................... JESD21-C......................... 2.4.10

JEDEC Publication No. 120-A Page 23

Term

Document

Clause

enhancement layer.......................................................................................... see layer, enhancement enhancement-mode operation ........................................................................ JESD24............................. 1.2 enhancement-mode operation ........................................................................ JESD77-B ......................... 4.3.1 enhancement-type field-effect transistor ......................................................... JESD24............................. 1.2 enhancement-type field-effect transistor ......................................................... JESD77-B ......................... 4.3.1 epitaxial layer .................................................................................................. JESD99-A ......................... 1.2 epitaxial peak .................................................................................................. JESD99-A ......................... 1.2 epitaxy............................................................................................................. JESD99-A ......................... 1.2 EPROM ........................................................................................................... see erasable programmable read-only memory equivalent input noise current (of a two-port device) ...................................... JESD77-B ......................... 2.2 equivalent input noise voltage (of a two-port device)...................................... JESD77-B ......................... 2.2 equipment ground ........................................................................................... JESD625-A ....................... 4 erasable programmable read-only memory (EPROM).................................... JESD21-C......................... 2.4.9 erasable programmable read-only memory (EPROM).................................... JESD100-B ....................... 1 erase ............................................................................................................... JESD100-B ....................... 1 erase algorithm (for a flash EEPROM)............................................................ JESD100-B ....................... 1 erase disturb ................................................................................................... JESD100-B ....................... 1 erase-program cycle ....................................................................................... JESD100-B ....................... 1 error band........................................................................................................ JEP119 ............................. 4.11 error band........................................................................................................ JESD61............................. 4 ESD................................................................................................................. see electrostatic discharge ESD ground..................................................................................................... JESD625-A ....................... 4 ESD-protected area ........................................................................................ JESD625-A ....................... 4 ESD-protected workstation ............................................................................. JESD625-A ....................... 4 ESD-protective packaging............................................................................... JESD625-A ....................... 4 ESD-protective worksurface............................................................................ JESD625-A ....................... 4 ESDRAM......................................................................................................... see enhanced synchronous DRAM ESDS .............................................................................................................. see electrostatic-discharge susceptibility ESDS .............................................................................................................. see electrostatic-discharge-sensitive device estimated time to failure .................................................................................. JEP119 ............................. 4.1 etchant ............................................................................................................ JESD99-A ......................... 1.2 etching ............................................................................................................ JESD99-A ......................... 1.2 etching, plasma ............................................................................................... JESD99-A ......................... 1.2 etch pit ............................................................................................................ JESD99-A ......................... 1.2 EWMA chart .................................................................................................... EIA-557-A ......................... A EWMA chart .................................................................................................... JEP132 ............................. B execution time (for an instruction) ................................................................... JESD100-B ....................... 1 expert system.................................................................................................. JEP132 ............................. B exponentially weighted moving average ......................................................... see EWMA chart external quantum efficiency ............................................................................ see quantum efficiency, external extrapolated threshold voltage........................................................................ JESD28............................. 4.14 extrapolated threshold voltage........................................................................ JESD60............................. 4.15 extrinsic semiconductor .................................................................................. JESD77-B ......................... 2.1

F

F ...................................................................................................................... see refresh

JEDEC Publication No. 120-A Page 24

Term

Document

Clause

face bond ........................................................................................................ see bond, face face-down chip ................................................................................................ see chip, face-down face-up chip .................................................................................................... see chip, face-up failure .............................................................................................................. JEP131 ............................. 4 failure .............................................................................................................. JESD34............................. 4 (3) failure .............................................................................................................. JESD659-A ....................... 4.8 failure analysis ................................................................................................ JEP134 ............................. 6 failure analyst.................................................................................................. JEP134 ............................. 6 failure-analysis laboratory turnaround time ..................................................... JEP134 ............................. 6 failure analysis ................................................................................................ JESD671-A ....................... 5 failure kinetics ................................................................................................. JEP131 ............................. 4 failure kinetics ................................................................................................. JESD34............................. 4 (4) failure kinetics ................................................................................................. JESD659-A ....................... 4.9 failure mechanism ........................................................................................... JEP122 ............................. 3 failure mechanism ........................................................................................... JESD671-A ....................... 5 failure mechanism from assembly................................................................... JEP131 ............................. 4 failure mechanism from assembly................................................................... JESD659-A ....................... 4.11 failure mechanism from fabrication process.................................................... JESD659-A ....................... 4.10 failure mechanism from fabrication process.................................................... JEP131 ............................. 4 failure mode .................................................................................................... JEP122 ............................. 3 failure mode .................................................................................................... JESD671-A ....................... 5 failure mode and effect analysis (FMEA) ........................................................ EIA-557-A ......................... A failure mode and effect analysis (FMEA) ........................................................ JEP132 ............................. B failure mode and effects analysis (FMEA) ...................................................... JEP131 ............................. 4 failure rate ....................................................................................................... JEP122 ............................. 3 failure resistance............................................................................................. JESD61............................. 4 failure resistance criterion ............................................................................... JEP119 ............................. 4.2 failure set ........................................................................................................ JESD37............................. 3.1.3 failures in time ................................................................................................. see FIT fall time............................................................................................................ see current fall time fall time............................................................................................................ JESD77-B ......................... 2.2 fall time............................................................................................................ JESD77-B ......................... 4.1.2 fall time............................................................................................................ JESD77-B ......................... 4.3.2 fall time............................................................................................................ JESD77-B ......................... 5.2.2 fall time............................................................................................................ JESD77-B ......................... 5.4.2 fall time............................................................................................................ JESD99-A ......................... 2.3.5 fall time............................................................................................................ JESD99-A ......................... 2.4.3 fall time............................................................................................................ see transition time, high-to-low level fall time charge................................................................................................ JESD77-B ......................... 3.1.2 false-write protection ....................................................................................... JESD100-B ....................... 1 fan-in ............................................................................................................... JESD12-1B ....................... 3 fan-in ............................................................................................................... JESD99-A ......................... 1.2 fan-out ............................................................................................................. JESD12-1B ....................... 3 fan-out ............................................................................................................. JESD99-A ......................... 1.2 fat zero ............................................................................................................ see low-level charge fault ................................................................................................................. JESD12-5 ......................... 2--2 fault coverage ................................................................................................. JESD12-1B ....................... 3 fault coverage ................................................................................................. JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 25

Term

Document

Clause

fault detectability ratio ..................................................................................... JESD12-5 ......................... 2--11 fault grading .................................................................................................... JESD12-5 ......................... 2--12 fault simulation ................................................................................................ JESD12-1B ....................... 3 fault simulation ................................................................................................ JESD99-A ......................... 1.2 fault tolerant design......................................................................................... JESD12-5 ......................... 2--13 FBGA .............................................................................................................. see fine-pitch ball-grid array feature ............................................................................................................. JESD95-1 ......................... 2.2 feedback sense voltage .................................................................................. JESD99-A ......................... 2.6.3 feedthrough capacitance (of a multiplying DAC)............................................. JESD99-A ......................... 2.5.2.3 feedthrough error (of a multiplying DAC) ........................................................ JESD99-A ......................... 2.5.2.4 FEEPROM ...................................................................................................... see flash EEPROM FET ................................................................................................................. see field-effect transistor FET ................................................................................................................. see transistor, field-effect F-factor............................................................................................................ JESD35-A ......................... 2.3 FIC .................................................................................................................. see integrated circuit, film fiducial mark .................................................................................................... see registration mark field-effect tetrode ........................................................................................... see tetrode field-effect transistor field-effect transistor........................................................................................ JESD24............................. 1.2 field-effect transistor (FET).............................................................................. JESD77-B ......................... 4.3.1 field-effect transistor (FET).............................................................................. see transistor, field-effect field-effect triode ............................................................................................. see triode field-effect transistor field-induced charging..................................................................................... JESD22-C101................... 4 field-programmable gate array (FPGA) ........................................................... JESD12-1B ....................... 2 field-programmable gate array (FPGA) ........................................................... JESD99-A ......................... 1.3 field-programmable logic array (FPLA) ........................................................... JESD99-A ......................... 1.3 field-programmable logic sequencer (FPLS)................................................... JESD99-A ......................... 1.3 field-programmable read-only memory ........................................................... JESD100-B ....................... 1 FIFO memory .................................................................................................. see first-in, first-out (FIFO) memory figure of merit .................................................................................................. JESD77-B ......................... 3.6.2 figure of merit (of a detector diode) ................................................................. JESD77-B ......................... 3.2.2 film integrated circuit (FIC) .............................................................................. see integrated circuit, film film microcircuit ............................................................................................... see microcircuit, film film (of a film integrated circuit) ....................................................................... JESD99-A ......................... 1.2 film, plated....................................................................................................... JESD99-A ......................... 1.2 film resistor...................................................................................................... see resistor, film film technology, thick- ..................................................................................... JESD99-A ......................... 1.2 film technology, thin- ....................................................................................... JESD99-A ......................... 1.2 film, thick (of a film integrated circuit).............................................................. JESD99-A ......................... 1.2 film, thin (of a film integrated circuit) ............................................................... JESD99-A ......................... 1.2 fine-pitch ball-grid array (FBGA) ..................................................................... JESD95-1 ......................... 5.1.1 finite population analysis................................................................................. JEP136 ............................. 4.4 firing ................................................................................................................ JESD99-A ......................... 1.2 firmware .......................................................................................................... JESD100-B ....................... 1 first-in, first-out (FIFO) memory ....................................................................... JESD100-B ....................... 1 fishbone .......................................................................................................... JEP132 ............................. B FIT................................................................................................................... JEP122 ............................. 3 fit ..................................................................................................................... JESD46-A ......................... 3 fixed interconnect pattern................................................................................ JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 26

Term

Document

Clause

fixed-program read-only memory .................................................................... JESD100-B ....................... 1 flag .................................................................................................................. JESD21-C......................... 2.10.6 flag bit ............................................................................................................. JESD100-B ....................... 1 flange mount (FM)........................................................................................... JESD30-B ......................... 3 flange-type ...................................................................................................... JESD95-1 ......................... 5.4.1 flash EEPROM ................................................................................................ JESD100-B ....................... 1 flash EEPROM (FEEPROM) ........................................................................... JESD21-C......................... 2.4.7 flash write with mask (FWM) ........................................................................... JESD21-C......................... 2.6.6 flatpack (FP).................................................................................................... JESD30-B ......................... 3 flatpack (FP).................................................................................................... JESD99-A ......................... 1.2 flattened layout (nonhierarchical).................................................................... JESD12-1B ....................... 3 flattened netlist................................................................................................ JESD12-1B ....................... 3 flattened [nonhierarchical] layout .................................................................... JESD99-A ......................... 1.3 flattened [nonhierarchical] netlist .................................................................... JESD99-A ......................... 1.3 flip chip............................................................................................................ see chip, flip floating diffusion .............................................................................................. see floating region floating gate .................................................................................................... JESD99-A ......................... 2.7.2 floating node ................................................................................................... JESD12-1B ....................... 3 floating node ................................................................................................... JESD99-A ......................... 1.2 floating region ................................................................................................. JESD99-A ......................... 2.7.2 floor life ........................................................................................................... J-STD-033 ........................ 5 floorplanning ................................................................................................... JESD12-1B ....................... 3 floorplanning ................................................................................................... JESD99-A ......................... 1.3 flow charting .................................................................................................... JEP132 ............................. B flow-through (FT)............................................................................................. JESD21-C......................... 2.9.1 fluence ............................................................................................................ JESD57............................. 2.5 flux .................................................................................................................. JESD57............................. 2.6 flux density, luminous...................................................................................... JESD77-B ......................... 5.1.1 flux density, radiant ......................................................................................... JESD77-B ......................... 5.1.1 FM ................................................................................................................... see flange mount FMEA .............................................................................................................. see failure mode and effect analysis FMEA .............................................................................................................. see failure mode and effects analysis focal length...................................................................................................... J-STD-035 ........................ 2.8 focus plane...................................................................................................... J-STD-035 ........................ 2.9 foil ................................................................................................................... JESD99-A ......................... 1.2 foldback current limiting .................................................................................. JESD99-A ......................... 2.6.1 form ................................................................................................................. JESD46-A ......................... 3 form factor (of a waveform) ............................................................................. EIA-282-A ......................... 1.3 forward voltage (across a p-n junction) ........................................................... JESD77-B ......................... 2.1 forward bias..................................................................................................... JESD77-B ......................... 2.1 forward breakdown voltage ............................................................................. JESD77-B ......................... 4.3.2 forward-conducting diode thyristor surge protective device............................ JESD77-B ......................... 7.2.1 forward-conducting diode TSPD ..................................................................... JESD66............................. 3.2.1 forward-conducting triode thyristor surge protective device............................ JESD77-B ......................... 7.2.1 forward-conducting triode TSPD ..................................................................... JESD66............................. 3.2.2 forward current ................................................................................................ EIA-282-A ......................... 1.2 forward current ................................................................................................ JESD77-B ......................... 3.1.2 forward current (in a p-n junction) ................................................................... JESD77-B ......................... 2.1

JEDEC Publication No. 120-A Page 27

Term

Document

Clause

forward current (in a semiconductor diode)..................................................... JESD77-B ......................... 2.1 forward current (of a forward-conducting TSPD) ............................................ JESD77-B ......................... 7.2.2 forward current (of a forward-conducting TSPD) ............................................ JESD66............................. table 6 forward current, peak ..................................................................................... see peak forward current forward current, repetitive peak ...................................................................... see repetitive peak forward current forward current, surge peak ........................................................................... see surge peak forward current forward current transfer ratio........................................................................... JESD77-B ......................... 4.1.2 forward current transfer ratio cutoff frequency ................................................ JESD77-B ......................... 4.1.2 forward direction.............................................................................................. JESD77-B ......................... 2.1 forward direction.............................................................................................. JESD77-B ......................... 7.1.1 forward direction (in a semiconductor device)................................................. EIA-282-A ......................... 1.2 forward gate current ........................................................................................ JESD77-B ......................... 4.3.2 forward gate current ........................................................................................ JESD77-B ......................... 4.4.2 forward gate current ........................................................................................ JESD77-B ......................... 6.1.2 forward gate voltage........................................................................................ JESD77-B ......................... 6.1.2 forward mode .................................................................................................. JESD28............................. 4.7 forward mode .................................................................................................. JESD60............................. 4.8 forward period (of a rectifier circuit element)................................................... EIA-282-A ......................... 1.3 forward-polarity diode...................................................................................... JESD77-B ......................... 3.2.1 forward-polarity rectifier diode with heat sink .................................................. JESD77-B ......................... 3.1.1 forward power dissipation ............................................................................... EIA-282-A ......................... 1.2 forward power dissipation ............................................................................... JESD77-B ......................... 3.1.2 forward recovery ............................................................................................. EIA-282-A ......................... 6.5.1 forward recovery time...................................................................................... EIA-282-A ......................... 1.2 forward recovery time...................................................................................... JESD286-B ....................... 2 forward recovery time...................................................................................... JESD77-B ......................... 3.1.2 forward recovery voltage, peak ....................................................................... JESD286-B ....................... 2 forward surge current ...................................................................................... JESD77-B ......................... 7.1.2 forward traceability .......................................................................................... JESD50............................. 4.4 forward transfer admittance ............................................................................ JESD77-B ......................... 4.1.2 forward transfer admittance ............................................................................ JESD77-B ......................... 4.3.2 forward transfer conductance.......................................................................... JESD77-B ......................... 4.3.2 forward transfer susceptance.......................................................................... JESD77-B ......................... 4.3.2 forward transmission coefficient...................................................................... JESD77-B ......................... 4.1.2 forward transmission coefficient...................................................................... JESD77-B ......................... 4.3.2 forward voltage................................................................................................ EIA-282-A ......................... 1.2 forward voltage................................................................................................ JESD77-B ......................... 3.1.2 forward voltage (across a semiconductor diode) ............................................ JESD77-B ......................... 2.1 forward voltage, average ................................................................................ EIA-282-A ......................... 5.6.6.1 forward voltage (of a forward-conducting TSPD) ............................................ JESD66............................. table 6 forward voltage (of a forward-conducting TSPD) ............................................ JESD77-B ......................... 7.2.2 forward voltage, peak ..................................................................................... EIA-282-A ......................... 5.6.4.1 forward voltage, registered average ............................................................... EIA-282-A ......................... 5.6.6.1 forward voltage, registered peak .................................................................... EIA-282-A ......................... 5.6.4.1 four-phase charge-coupled device.................................................................. see three-phase charge-coupled device FP.................................................................................................................... see flatpack FPA ................................................................................................................. see finite population analysis FPGA .............................................................................................................. see field-programmable gate array

JEDEC Publication No. 120-A Page 28

Term

Document

Clause

FPLA ............................................................................................................... see field-programmable logic array FPLS ............................................................................................................... see field-programmable logic sequencer fraction conforming.......................................................................................... JESD16-A ......................... 5.5 free-air temperature ........................................................................................ JESD77-B ......................... 2.2 frequency of oscillation, maximum ................................................................. see maximum frequency of oscillation frequency of unity current transfer ratio .......................................................... JESD77-B ......................... 4.1.2 frequency of unity forward transmission coefficient ........................................ JESD77-B ......................... 4.1.2 frequency of unity forward transmission coefficient ........................................ JESD77-B ......................... 4.3.2 FT.................................................................................................................... see flow-through full-bridge (output) ........................................................................................... JESD99-A ......................... 2.2.6 full-duplex transmission .................................................................................. JESD100-B ....................... 1 full-scale asymmetry (of a DAC with bipolar analog range) ............................ see asymmetry, full-scale full-scale error (of a linear ADC or linear DAC) ............................................... JESD99-A ......................... 2.5.2.4 full scale, negative (of a bipolar ADC)............................................................. JESD99-A ......................... 2.5.2.1 full scale, negative (of a bipolar DAC)............................................................. JESD99-A ......................... 2.5.2.1 full scale (of a unipolar ADC) .......................................................................... JESD99-A ......................... 2.5.2.1 full scale (of a unipolar DAC) .......................................................................... JESD99-A ......................... 2.5.2.1 full scale, positive (of a bipolar ADC) .............................................................. JESD99-A ......................... 2.5.2.1 full scale, positive (of a bipolar DAC) .............................................................. JESD99-A ......................... 2.5.2.1 full-scale range, nominal (of a linear ADC) ..................................................... JESD99-A ......................... 2.5.2.1 full-scale range, nominal (of a linear DAC) ..................................................... JESD99-A ......................... 2.5.2.1 full-scale range, (practical) (of a linear ADC) .................................................. JESD99-A ......................... 2.5.2.1 full-scale range, (practical) (of a linear DAC) .................................................. JESD99-A ......................... 2.5.2.1 full-scale value, nominal.................................................................................. JESD99-A ......................... 2.5.2.1 full scan........................................................................................................... JESD12-1B ....................... 3 full scan........................................................................................................... see scan, full full-wave rectifier circuit................................................................................... EIA-282-A ......................... 1.3 full-well capacity .............................................................................................. see charge-handling capacity function ........................................................................................................... JESD46-A ......................... 3 functional failure.............................................................................................. JEP134 ............................. 6 functional base region..................................................................................... see base region, functional functional block ............................................................................................... JESD12-1B ....................... 3 functional block ............................................................................................... JESD99-A ......................... 1.2 functional collector region ............................................................................... see collector region, functional functional density ............................................................................................ JESD12-1B ....................... 3 functional density ............................................................................................ JESD99-A ......................... 1.2 functional emitter region.................................................................................. see emitter region, functional functional fault................................................................................................. JESD12-5 ......................... 2--2.2 functional library .............................................................................................. JESD12-1B ....................... 3 functional library .............................................................................................. JESD99-A ......................... 1.3 functional region (within a semiconductor material) ........................................ JESD77-B ......................... 2.1 functional simulation ....................................................................................... JESD12-1B ....................... 3 functional simulation ....................................................................................... JESD99-A ......................... 1.2 functional test.................................................................................................. JESD12-1B ....................... 3 functional test.................................................................................................. JESD99-A ......................... 1.2 function table................................................................................................... JESD99-A ......................... 2.3.1 FWM................................................................................................................ see flash write with mask

G

JEDEC Publication No. 120-A Page 29

Term

Document

Clause

G ..................................................................................................................... see output enable G ..................................................................................................................... see gate terminal G (as a prefix to units of semiconductor storage capacity) ............................. see giga G or g .............................................................................................................. see gate G or g .............................................................................................................. see gate terminal GA ................................................................................................................... see grid array GA ................................................................................................................... see package, grid-array gain error (of a linear ADC) ............................................................................. JESD99-A ......................... 2.5.2.4 gain error (of a linear DAC) ............................................................................. JESD99-A ......................... 2.5.2.4 gain point (of an adjustable ADC) ................................................................... JESD99-A ......................... 2.5.2.1 gain point (of an adjustable DAC) ................................................................... JESD99-A ......................... 2.5.2.1 gate current, peak turn-off .............................................................................. see peak turn-off gate current gate array IC ................................................................................................... JESD12-1B ....................... 2 gate array integrated circuit ............................................................................ JESD99-A ......................... 1.3 gate burrs ........................................................................................................ JESD95-1 ......................... 3 (SPP-014) gate capacity ................................................................................................... JESD12-1B ....................... 4 gate capacity (of a gate array) ........................................................................ JESD99-A ......................... 1.3 gate charge ..................................................................................................... JESD77-B ......................... 4.4.2 gate-controlled fall time ................................................................................... JESD77-B ......................... 6.1.2 gate-controlled storage time............................................................................ JESD77-B ......................... 6.1.2 gate-controlled turn-off time ............................................................................ JESD77-B ......................... 6.1.2 gate-controlled turn-on delay time................................................................... JESD77-B ......................... 6.1.2 gate-controlled turn-on rise time ..................................................................... JESD77-B ......................... 6.1.2 gate-controlled turn-on time ............................................................................ JESD77-B ......................... 6.1.2 gate core area ................................................................................................. JESD12-1B ....................... 4 gate core area ................................................................................................. JESD12-1B ....................... 5 gate core area (of a cell-based integrated circuit)........................................... JESD99-A ......................... 1.3 gate core area (of a gate array) ...................................................................... JESD99-A ......................... 1.3 gate core density............................................................................................. JESD12-1B ....................... 4 gate core density............................................................................................. JESD12-1B ....................... 5 gate core density (of a cell-based integrated circuit) ...................................... JESD99-A ......................... 1.3 gate core density (of a gate array) .................................................................. JESD99-A ......................... 1.3 gate current ..................................................................................................... JESD77-B ......................... 4.3.2 gate current ..................................................................................................... JESD77-B ......................... 4.4.2 gate current ..................................................................................................... JESD77-B ......................... 6.1.1 gate current ..................................................................................................... JESD77-B ......................... 6.1.2 gate current, dc ............................................................................................... JESD60............................. 4.6 gate-drain charge ............................................................................................ JESD24-2 ......................... 4 gate drive current, peak turn-on ..................................................................... see peak turn-on gate drive current gate equivalency of a function (GEF).............................................................. JESD12-1B ....................... 3 gate equivalency of a function (GEF).............................................................. JESD99-A ......................... 1.2 gate equivalent (for CMOS) ............................................................................ JESD12-1B ....................... 3 gate equivalent (for CMOS) ............................................................................ JESD99-A ......................... 1.2 gate equivalent (for ECL) ................................................................................ JESD12-1B ....................... 3 gate equivalent (for ECL) ................................................................................ JESD99-A ......................... 1.2 gate (G, g) ....................................................................................................... JESD24............................. 1.2 gate-level description ...................................................................................... JESD12-1B ....................... 3 gate-level description ...................................................................................... JESD99-A ......................... 1.3

JEDEC Publication No. 120-A Page 30

Term

Document

Clause

gate, (logic) ..................................................................................................... JESD99-A ......................... 1.2 gate nontrigger current.................................................................................... JESD77-B ......................... 6.1.2 gate nontrigger voltage ................................................................................... JESD77-B ......................... 6.1.2 gate plateau voltage........................................................................................ JESD24-2 ......................... 4 gate power ...................................................................................................... JESD77-B ......................... 6.1.2 gate region (of a JFET) ................................................................................... JESD77-B ......................... 4.3.1 gate region (of an IGFET) ............................................................................... JESD77-B ......................... 4.3.1 gate region ...................................................................................................... JESD77-B ......................... 6.1.1 gate reverse current ........................................................................................ JESD77-B ......................... 6.2.2 gate reverse current, adjacent terminal open (of a gated TSPD).................... JESD66............................. table 7 gate reverse current, forward-conducting state (of a gated TSPD)................. JESD66............................. table 7 gate reverse current, main terminals short-circuited (of a gated TSPD) ......... JESD66............................. table 7 gate reverse current, on-state (of a gated TSPD) ........................................... JESD66............................. table 7 gate-source charge ......................................................................................... JESD24-2 ......................... 4 gate-source charge, maximum on-state.......................................................... see maximum on-state gate-source charge gate-source threshold charge ......................................................................... JESD24-2 ......................... 4 gate voltage .................................................................................................... JESD28............................. 4.3 gate-source voltage ........................................................................................ JESD60............................. 4.3 gate supply voltage ......................................................................................... JESD77-B ......................... 4.3.2 gate-switching charge (of a gated TSPD) ....................................................... JESD66............................. table 7 gate terminal (G) ............................................................................................. JESD77-B ......................... 6.1.1 gate terminal (G, g) ......................................................................................... JESD77-B ......................... 4.3.1 gate terminal (G, g) ......................................................................................... JESD77-B ......................... 6.2.1 gate-to-adjacent terminal breakover voltage (of a gated TSPD)..................... JESD66............................. table 7 gate-to-adjacent terminal peak off-state voltage (of a gated TSPD) ............... JESD66............................. table 7 gate trigger current.......................................................................................... JESD77-B ......................... 6.1.2 gate trigger voltage ......................................................................................... JESD77-B ......................... 6.1.2 gate turn-off charge (of a GTO thyristor)......................................................... JESD77-B ......................... 6.1.2 gate turn-off current......................................................................................... JESD77-B ......................... 6.1.2 gate turn-off drive-pulse duration .................................................................... JESD77-B ......................... 6.1.2 gate turn-off thyristor ....................................................................................... see thyristor, (asymmetrical) gate turn-off gate turn-off thyristor ....................................................................................... see thyristor, (reverse-blocking) gate turn-off gate turn-off voltage ........................................................................................ JESD77-B ......................... 6.1.2 gate turn-on drive-pulse duration .................................................................... JESD77-B ......................... 6.1.2 gate utilization ................................................................................................. JESD12-1B ....................... 4 gate utilization (in a gate array)....................................................................... JESD99-A ......................... 1.3 gate voltage .................................................................................................... JESD77-B ......................... 6.1.2 gate voltage, peak off-state ............................................................................ see peak off-state gate voltage gate voltage, peak turn-off ............................................................................. see peak turn-off gate voltage (of a GTO thyristor) GEF................................................................................................................. see gate equivalency of a function general-purpose register ................................................................................. JESD100-B ....................... 1 geometric description ...................................................................................... JESD12-1B ....................... 3 geometric description ...................................................................................... JESD99-A ......................... 1.3 geometry, process........................................................................................... JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 31

Term

Document

Clause

Gi..................................................................................................................... see JESD100-B, 1, "mega", note 2 gibi (Gi)............................................................................................................ see JESD100-B, 1, "mega", note 2 giga (G) (as a prefix to units of semiconductor storage capacity) ................... JESD100-B ....................... 1 glitch area (of a DAC)...................................................................................... JESD99-A ......................... 2.5.2.3 glitch energy (of a DAC).................................................................................. JESD99-A ......................... 2.5.2.3 glitch (of a DAC).............................................................................................. JESD99-A ......................... 2.5.2.3 GND ................................................................................................................ see ground reference GND ................................................................................................................ JESD78............................. 2.3 GNDQ ............................................................................................................. see output stage ground reference GRAM ............................................................................................................. see graphics DRAM graphics DRAM (GRAM) ................................................................................. JESD21-C......................... 2.4.11 grid array (GA) ................................................................................................ JESD30-B ......................... 3 grid-array package (GA).................................................................................. see package, grid-array ground ............................................................................................................. JESD625-A ....................... 4 ground ............................................................................................................. JESD78............................. 2.3 groundable point ............................................................................................. JESD625-A ....................... 4 ground reference (VSS or GND) ..................................................................... JESD21-C......................... 2.3.11 group ............................................................................................................... JESD16-A ......................... 5.6 grown oxide..................................................................................................... see oxide, grown GS ................................................................................................................... see synchronous output enable GTO thyristor................................................................................................... see thyristor, (reverse-blocking) gate turn-off Gunn diode...................................................................................................... JESD77-B ......................... 3.2.1

H

half-bridge (output).......................................................................................... JESD99-A ......................... 2.2.6 half-duplex transmission ................................................................................. JESD100-B ....................... 1 half-intensity beam angle ................................................................................ JESD77-B ......................... 5.3.2 half-wave rectifier circuit ................................................................................. EIA-282-A ......................... 1.3 hard macro ...................................................................................................... JESD99-A ......................... 1.3 hardware ......................................................................................................... JESD100-B ....................... 1 hardware accelerator ...................................................................................... JESD12-1B ....................... 3 hardware accelerator ...................................................................................... JESD99-A ......................... 1.3 harmonic content (of a non-sinusoidal periodic wave) .................................... EIA-282-A ......................... 1.3 H bridge........................................................................................................... JESD99-A ......................... 2.2.6 heat dissipator................................................................................................. see heat sink heating current ................................................................................................ JESD51-1 ......................... A heating power.................................................................................................. JESD51-1 ......................... A heating pulse width ......................................................................................... JESD51-1 ......................... A heating voltage................................................................................................ JESD51-1 ......................... A heat sink.......................................................................................................... JESD51-1 ......................... A heat sink.......................................................................................................... JESD99-A ......................... 1.2 heterojunction ................................................................................................. JESD77-B ......................... 2.1 HIC .................................................................................................................. see integrated circuit, hybrid HIC .................................................................................................................. see humidity indicator card hierarchical description ................................................................................... JESD12-1B ....................... 3 hierarchical description ................................................................................... JESD99-A ......................... 1.3 hierarchical layout ........................................................................................... JESD12-1B ....................... 3 hierarchical layout ........................................................................................... JESD99-A ......................... 1.3

JEDEC Publication No. 120-A Page 32

Term

Document

Clause

high-impedance-state output current .............................................................. JESD99-A ......................... 2.3.3 high level......................................................................................................... JESD99-A ......................... 2.3.1 high-level input current.................................................................................... JESD99-A ......................... 2.3.3 high-level input voltage, "A" limit ..................................................................... JESD99-A ......................... 2.3.2 high-level input voltage, "B" limit ..................................................................... JESD99-A ......................... 2.3.2 high-level input voltage, maximum ................................................................. see high-level input voltage, "A" limit high-level input voltage, minimum .................................................................. see high-level input voltage, "B" limit high-level output current ................................................................................. JESD99-A ......................... 2.3.3 high-level output supply current ...................................................................... see supply current, high-level output high-level output voltage ................................................................................. JESD99-A ......................... 2.3.2 high melt solderball ......................................................................................... JESD95-1 ......................... 14.5.4 high-side driver ............................................................................................... JESD99-A ......................... 2.2.6 high-speed carry ............................................................................................. JESD100-B ....................... 1 high-to-low level output propagation (delay) time ........................................... see propagation (delay) time, high-to-low level output high-to-low level transition time....................................................................... see transition time, high-to-low level high-to-low output skew (time) ........................................................................ see skew (time). output, high-to-low histogram ........................................................................................................ EIA-557-A ......................... A holding current ................................................................................................ JESD66............................. table 1 holding current ................................................................................................ JESD77-B ......................... 6.1.2 holding current ................................................................................................ JESD77-B ......................... 7.2.2 hold (input) signal............................................................................................ JESD100-B ....................... 1 hold-off interval (in a converter) ...................................................................... JESD77-B ......................... 6.1.2 hold signal....................................................................................................... see hold (input) signal hold time.......................................................................................................... JESD99-A ......................... 2.3.5 hold time, (input) ............................................................................................. JESD100-B ....................... 2.2 hold time, output.............................................................................................. JESD100-B ....................... 2.2 host system ..................................................................................................... JESD32............................. 1.4 hot-electron diode ........................................................................................... see diode, hot-electron H switch........................................................................................................... JESD99-A ......................... 2.2.6 humidity indicator card .................................................................................... JEP124 ............................. 4.3 humidity indicator card (HIC)........................................................................... J-STD-033 ........................ 5 hybrid film integrated circuit ............................................................................ see integrated circuit, hybrid film hybrid integrated circuit (HIC) ......................................................................... see integrated circuit, hybrid hybrid microcircuit ........................................................................................... see microcircuit, hybrid hybrid semiconductor integrated circuit .......................................................... see integrated circuit, hybrid semiconductor hysteresis voltage ........................................................................................... JESD99-A ......................... 2.3.2

I

I ....................................................................................................................... see initialize input IC..................................................................................................................... see integrated circuit ID..................................................................................................................... see identification ideal straight line (of a linear ADC) ................................................................. JESD99-A ......................... 2.5.2.1 ideal straight line (of a linear DAC) ................................................................. JESD99-A ......................... 2.5.2.1 identification (ID) ............................................................................................. JESD21-C......................... 2.1.25 ID label ............................................................................................................ JEP124 ............................. 4.4 IEMP ............................................................................................................... see internal electromagnetic pulse IGBT................................................................................................................ see insulated-gate bipolar transistor

JEDEC Publication No. 120-A Page 33

Term

Document

Clause

IGFET.............................................................................................................. see insulated-gate field-effect transistor IGFET.............................................................................................................. see transistor, insulated-gate field-effect ignore .............................................................................................................. JESD32............................. 1.4 IL ..................................................................................................................... see in-line package illuminance ...................................................................................................... JESD77-B ......................... 5.2.2 illuminance responsivity .................................................................................. JESD77-B ......................... 5.2.2 illuminance sensitivity ..................................................................................... JESD77-B ......................... 5.2.2 illumination ...................................................................................................... JESD77-B ......................... 5.2.2 impact avalanche and transit-time diode......................................................... see IMPATT diode IMPATT diode ................................................................................................. JESD77-B ......................... 3.2.1 impulse current, peak ..................................................................................... see peak impulse current impurity diffusion ............................................................................................. see diffusion, impurity inactivation ...................................................................................................... JESD95-1 ......................... 3 (SPP-016) inadvertent-write protection............................................................................. JESD100-B ....................... 1 incomplete charge-transfer coefficient ............................................................ see charge-transfer inefficiency incremental surge resistance .......................................................................... JESD77-B ......................... 7.1.2 index area ....................................................................................................... EIA-308-A ......................... 4.10 individual ......................................................................................................... EIA-557-A ......................... A inflection-point current..................................................................................... JESD77-B ......................... 3.3.2 inflection-point voltage .................................................................................... JESD77-B ......................... 3.3.2 infrared-emitting diode (IRED) ........................................................................ JESD77-B ......................... 5.3.1 inherent electric field (in a transition region) ................................................... JESD77-B ......................... 2.1 inherent quantization error (of an ideal ADC).................................................. see quantization error, inherent (of an ...) initialize input (I) .............................................................................................. JESD21-C......................... 2.1.24 initialize input (synchronous) (IS).................................................................... JESD21-C......................... 2.1.27 initial power input at target stress temperature ............................................... JESD61............................. 4 initial resistance .............................................................................................. JESD61............................. 4 initial resistance at target stress temperature ................................................. JESD61............................. 4 initial stress current at target temperature....................................................... JESD61............................. 4 in-line package (IP or IL) ................................................................................. JESD30-B ......................... 3 in-process predict parameter .......................................................................... EIA-599-A ......................... 4 input ................................................................................................................ JEP132 ............................. B input power...................................................................................................... see total instantaneous power input to all terminals input admittance.............................................................................................. JESD77-B ......................... 4.1.2 input admittance.............................................................................................. JESD77-B ......................... 4.3.2 input and output clock (CK)............................................................................. JESD21-C......................... 2.1.13 input bias current ............................................................................................ JESD99-A ......................... 2.4.6 input buffer ...................................................................................................... JESD12-4 ......................... 1.1.1 input capacitance ............................................................................................ JESD77-B ......................... 4.1.2 input capacitance ............................................................................................ JESD77-B ......................... 4.3.2 input capacitance ............................................................................................ JESD77-B ......................... 4.4.2 input clamp current.......................................................................................... JESD99-A ......................... 2.2.4 input clamp voltage ......................................................................................... JESD99-A ......................... 2.2.4 input clock (K) ................................................................................................. JESD21-C......................... 2.1.28 input conductance........................................................................................... JESD77-B ......................... 4.3.2

JEDEC Publication No. 120-A Page 34

Term

Document

Clause

input current .................................................................................................... JESD14............................. 6.2 input hold time................................................................................................. see hold time input impedance.............................................................................................. JESD77-B ......................... 4.1.2 input impedance, common-mode.................................................................... JESD99-A ......................... 2.2.4 input impedance, differential ........................................................................... JESD99-A ......................... 2.2.4 input impedance, single-ended ....................................................................... JESD99-A ......................... 2.2.4 input load ........................................................................................................ JESD12-1B ....................... 3 input load ........................................................................................................ see load, input input offset current .......................................................................................... JESD99-A ......................... 2.4.6 input offset voltage.......................................................................................... JESD99-A ......................... 2.4.4 input/output data mask (DQM) ........................................................................ JESD21-C......................... 2.1.19 input/output (I/O) ............................................................................................. JESD21-C......................... 2.1.26 input-output voltage differential....................................................................... JESD99-A ......................... 2.6.3 input pin .......................................................................................................... JESD78............................. 2.4 input power...................................................................................................... JESD77-B ......................... 4.1.2 input power...................................................................................................... see total dc power input to all terminals input protective voltage ................................................................................... JESD99-A ......................... 2.2.4 input reflection coefficient ............................................................................... JESD77-B ......................... 4.1.2 input reflection coefficient ............................................................................... JESD77-B ......................... 4.3.2 input resistance............................................................................................... JESD77-B ......................... 4.1.2 input resistance............................................................................................... JESD99-A ......................... 2.4.7 inputs for modeling.......................................................................................... JEP132 ............................. B input skew time ............................................................................................... see skew (time), input input susceptance ........................................................................................... JESD77-B ......................... 4.3.2 input threshold voltage.................................................................................... JESD99-A ......................... 2.3.2 input-to-output current..................................................................................... JESD77-B ......................... 5.4.2 input-to-output internal capacitance................................................................ JESD77-B ......................... 5.4.2 input-to-output voltage .................................................................................... JESD77-B ......................... 5.4.2 input voltage.................................................................................................... JESD14............................. 6.1 input voltage.................................................................................................... JESD99-A ......................... 2.6.3 insertion power gain ........................................................................................ JESD77-B ......................... 4.1.2 insertion power gain ........................................................................................ JESD77-B ......................... 4.3.2 insertion power gain ........................................................................................ see power gain inspection........................................................................................................ EIA-557-A ......................... A inspection........................................................................................................ JESD16-A ......................... 5.7 inspection lot ................................................................................................... JESD9-A ........................... 3.3.2.2 inspection lot ................................................................................................... JESD26-A ......................... 3.1 inspection lot ................................................................................................... JESD27............................. 3.3.4 instability, long-term ........................................................................................ JESD99-A ......................... 2.5.2.4 instruction register........................................................................................... JESD100-B ....................... 1 instruction set (of a microprocessor) ............................................................... JESD100-B ....................... 1 insulated-gate bipolar transistor (IGBT) .......................................................... JESD77-B ......................... 4.4.1 insulated-gate field-effect transistor ................................................................ JESD24............................. 1.2 insulated-gate field-effect transistor (IGFET) .................................................. JESD77-B ......................... 4.3.1 insulated-gate field-effect transistor (IGFET) .................................................. see transistor, insulated-gate field-effect insulative material ........................................................................................... EIA-541............................. 2.2.2.4 insulative material ........................................................................................... JESD625-A ....................... 4

JEDEC Publication No. 120-A Page 35

Term

Document

Clause

integrated circuit, active hybrid film................................................................. JESD99-A ......................... 1.2 integrated circuit, analog................................................................................. JESD99-A ......................... 1.2 integrated circuit, binary .................................................................................. JESD99-A ......................... 1.2 integrated circuit, digital .................................................................................. JESD99-A ......................... 1.2 integrated circuit, film (FIC) ............................................................................. JESD99-A ......................... 1.2 integrated circuit, hybrid film ........................................................................... JESD99-A ......................... 1.2 integrated circuit, hybrid (HIC) ........................................................................ JESD99-A ......................... 1.2 integrated circuit, hybrid semiconductor ......................................................... JESD99-A ......................... 1.2 integrated circuit (IC)....................................................................................... JESD99-A ......................... 1.2 integrated circuit, interface.............................................................................. JESD99-A ......................... 1.2 integrated circuit, linear................................................................................... JESD99-A ......................... 1.2 integrated circuit, monolithic (semiconductor)................................................. JESD99-A ......................... 1.2 integrated circuit, multichip ............................................................................. JESD99-A ......................... 1.2 integrated circuit, pad-limited .......................................................................... JESD99-A ......................... 1.2 integrated circuit, passive hybrid film .............................................................. JESD99-A ......................... 1.2 integrated circuit, semiconductor .................................................................... JESD99-A ......................... 1.2 integrated circuit, silicon-compiled .................................................................. JESD99-A ......................... 1.2 integrated circuit, single-chip .......................................................................... JESD99-A ......................... 1.2 integrated circuit, thick-film ............................................................................. JESD99-A ......................... 1.2 integrated circuit, thin-film ............................................................................... JESD99-A ......................... 1.2 integrated circuit, very-high-speed (VHSIC).................................................... JESD99-A ......................... 1.2 integrated component (of a hybrid integrated circuit)...................................... see component, integrated (of a ...) integrated morphology .................................................................................... see morphology, integrated interactive layout ............................................................................................. JESD12-1B ....................... 3 interactive layout ............................................................................................. JESD99-A ......................... 1.3 interbase modulated current ........................................................................... JESD77-B ......................... 4.2.2 interbase resistance........................................................................................ JESD77-B ......................... 4.2.2 interbase voltage............................................................................................. JESD77-B ......................... 4.2.2 interconnection unit capacitance..................................................................... JESD12-1B ....................... 3 interconnection unit capacitance..................................................................... JESD99-A ......................... 2.2.1 interconnect layer............................................................................................ JESD12-1B ....................... 3 interconnect layer............................................................................................ JESD99-A ......................... 1.2 interface integrated circuit............................................................................... see integrated circuit, interface interface microcircuit ....................................................................................... see microcircuit, interface interlead flash.................................................................................................. see interlead window flash interlead window flash..................................................................................... JESD95-1 ......................... 3 (SPP-014) intermediate container..................................................................................... JEP130 ............................. 2 intermediate-frequency impedance................................................................. JESD77-B ......................... 3.2.2 internal circuit.................................................................................................. JESD12-4 ......................... 1.1.2 internal electric field (in a transition region) .................................................... JESD77-B ......................... 2.1 internal electromagnetic pulse (IEMO)............................................................ JEP133 ............................. 3 internal equivalent temperature....................................................................... see virtual-junction temperature internal quantum efficiency ............................................................................. see quantum efficiency, internal internal refresh (CBR) ..................................................................................... JESD21-C......................... 3.9.2.3 internal skewing time (of a DAC)..................................................................... see skewing time, internal (of a ...) interrupt ........................................................................................................... JESD100-B ....................... 1 interruption ...................................................................................................... see interrupt interrupt mask ................................................................................................. JESD100-B ....................... 1

JEDEC Publication No. 120-A Page 36

Term

Document

Clause

interrupt request .............................................................................................. JESD100-B ....................... 1 interterminal capacitance ................................................................................ JESD77-B ......................... 4.1.2 intrinsic standoff ratio ...................................................................................... JESD77-B ......................... 4.2.2 intrinsic state ................................................................................................... EIA-541............................. 2.2.1.3 inversion layer................................................................................................. see layer, inversion inverting skew ................................................................................................. JESD65............................. 3 inverting skew time.......................................................................................... see skew (time), inverting I/O ................................................................................................................... see input/output I/O (bidirectional) pins ..................................................................................... JESD78............................. 2.5 ion implantation ............................................................................................... JESD99-A ......................... 1.2 I/O pins............................................................................................................ JESD78............................. 2.5 IP..................................................................................................................... see in-line package IRED................................................................................................................ see infrared-emitting diode irradiance ........................................................................................................ JESD77-B ......................... 5.2.2 irradiance responsivity .................................................................................... JESD77-B ......................... 5.2.2 irradiance sensitivity........................................................................................ JESD77-B ......................... 5.2.2 IS..................................................................................................................... see initialize input (synchronous) isolation current............................................................................................... see input-to-output current isolation, dielectric........................................................................................... JESD99-A ......................... 1.2 isolation, junction ............................................................................................ JESD99-A ......................... 1.2 isolation resistance ......................................................................................... JESD77-B ......................... 5.4.2 isolation voltage .............................................................................................. JESD14............................. 6.10 isolation voltage .............................................................................................. see input-to-output voltage isolation withstand voltage .............................................................................. JESD14............................. 6.13 I2t value of a surge on-state current ................................................................ JESD77-B ......................... 6.1.2 I test ................................................................................................................ JESD78............................. 2.7 i-type intrinsic semiconductor.......................................................................... see i-type semiconductor i-type semiconductor ....................................................................................... JESD77-B ......................... 2.1

J

JFET................................................................................................................ see junction-gate field-effect transistor JFET................................................................................................................ see transistor, junction-gate field-effect jitter ................................................................................................................. JESD65............................. 2.2 junction............................................................................................................ EIA-282-A ......................... 1.1 junction............................................................................................................ see semiconductor junction junction capacitance ....................................................................................... JESD77-B ......................... 3.6.2 junction, collector ............................................................................................ JESD10............................. 1.2 junction, collector(-base)................................................................................. JESD77-B ......................... 4.1.1 junction diode.................................................................................................. JESD77-B ......................... 2.1 junction, emitter............................................................................................... JESD10............................. 1.2 junction, emitter(-base) ................................................................................... JESD77-B ......................... 4.1.1 junction, emitter(-base) ................................................................................... JESD77-B ......................... 4.2.1 junction-gate charge-coupled device .............................................................. JESD99-A ......................... 2.7.1 junction-gate field-effect transistor .................................................................. JESD24............................. 1.2 junction-gate field-effect transistor (JFET) ...................................................... JESD77-B ......................... 4.3.1 junction-gate field-effect transistor (JFET) ...................................................... see transistor, junction-gate field-effect junction (in a semiconductor device)............................................................... JESD24............................. 1.2 junction (in a semiconductor device)............................................................... JESD77-B ......................... 2.1 junction isolation ............................................................................................. see isolation, junction

JEDEC Publication No. 120-A Page 37

Term

Document

Clause

junction temperature ....................................................................................... JESD51-1 ......................... A junction temperature ....................................................................................... JESD77-B ......................... 2.2 junction temperature ....................................................................................... see virtual-junction temperature junction temperature ....................................................................................... JESD99-A ......................... 2.2.5 junction temperature, average ........................................................................ EIA-323............................. D (9) junction temperature, peak.............................................................................. JESD51-1 ......................... A junction temperature, repetitive peak (virtual) ................................................ see repetitive peak (virtual) junction temperature junction temperature, surge peak (virtual) ...................................................... see surge peak (virtual) junction temperature (with forward current flowing) junction temperature, working peak (virtual) .................................................. see working peak (virtual) junction temperature junction-to-ambient thermal resistance ........................................................... JESD51-1 ......................... A junction-to-case thermal resistance ................................................................ JESD51-1 ......................... A junction-to-defined environment thermal resistance ....................................... JESD51-1 ......................... A junction-to-liquid thermal resistance ............................................................... JESD51-1 ......................... A junction-to-moving air thermal resistance ....................................................... JESD51-1 ......................... A junction-to-reference point thermal resistance ................................................ JESD51-1 ......................... A junction transistor, (bipolar)............................................................................. JESD77-B ......................... 4.1.1

K

K...................................................................................................................... see input clock K...................................................................................................................... JESD21-C......................... 2.5.4 K (as a prefix to units of semiconductor storage capacity) ............................. see kilo K or k............................................................................................................... see cathode terminal K factor............................................................................................................ JESD51-1 ......................... A K factor calibration .......................................................................................... JESD51-1 ......................... A Ki ..................................................................................................................... see JESD100-B, 1, "mega", note 2 kibi (Ki) ............................................................................................................ see JESD100-B, 1, "mega", note 2 kilo (K) (as a prefix to units of semiconductor storage capacity)..................... JESD100-B ....................... 1 knee impedance.............................................................................................. JESD77-B ......................... 3.5.2 knee voltage.................................................................................................... JESD77-B ......................... 3.5.2

L

L ...................................................................................................................... see latch enable laboratory ........................................................................................................ JESD38............................. 1.4b LAR ................................................................................................................. see lot acceptance rate large-scale integration..................................................................................... see LSI large-signal ... ................................................................................................. see "How to Use" last-in, first-out (LIFO) memory ....................................................................... JESD100-B ....................... 1 latched PROM (LPROM)................................................................................. JESD21-C......................... 2.4.12 latch enable or lower byte (L).......................................................................... JESD21-C......................... 2.1.29 latching current ............................................................................................... JESD77-B ......................... 6.1.2 latch up ........................................................................................................... JESD78............................. 2.8 latch-up ........................................................................................................... JESD99-A ......................... 2.2.1 latch-up (of a voltage regulator) ...................................................................... JESD99-A ......................... 2.6.1 lateral chip carrier (LCC) ................................................................................. JESD21-C......................... 2.7.4 lateral transistor .............................................................................................. see transistor, lateral layer, accumulation ......................................................................................... JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 38

Term

Document

Clause

layer, buried .................................................................................................... JESD99-A ......................... 1.2 layer, depletion (associated with a surface).................................................... JESD99-A ......................... 1.2 layer, depletion (associated with p-n semiconductor junction)........................ JESD99-A ......................... 1.2 layer, diffused.................................................................................................. JESD99-A ......................... 1.2 layer, enhancement......................................................................................... JESD99-A ......................... 1.2 layer, inversion................................................................................................ JESD99-A ......................... 1.2 LB.................................................................................................................... see lower-byte enable LBO ................................................................................................................. see linear burst order LCC ................................................................................................................. see lateral chip carrier LCR ................................................................................................................. see load color register lead-conduction cooled ................................................................................... EIA-323............................. D (5) leaded chip carrier (CC) .................................................................................. JESD21-C......................... 2.7.2 lead frame (of a package) ............................................................................... JESD99-A ......................... 1.2 leadframe view area........................................................................................ J-STD-035 ........................ 2.10 leadless chip carrier (CC)................................................................................ JESD21-C......................... 2.7.2 lead location gauge plane ............................................................................... EIA-308-A ......................... 4.5 leakage current ............................................................................................... JESD99-A ......................... 2.2.4 least material condition (LMC) ........................................................................ JESD95-1 ......................... 2.2 least significant bit........................................................................................... see LSB LED ................................................................................................................. see light-emitting diode LET.................................................................................................................. see linear energy transfer letter symbol (for a quantity or a unit).............................................................. JESD99-A ......................... 2.1.1 letter symbol (for a quantity)............................................................................ JESD77-B ......................... 1.1 letter symbol (for a unit) .................................................................................. JESD77-B ......................... 1.1 LF .................................................................................................................... see long-form package LFBGA ............................................................................................................ JESD75............................. 2.1 LFBGA ............................................................................................................ see low-profile fine-pitch ball-grid array L/F view area................................................................................................... J-STD-035 ........................ 2.10 life test operating junction temperature, mean value of the ........................... EIA-323............................. D (10) LIFO memory .................................................................................................. see last-in, first-out (LIFO) memory light ................................................................................................................. JESD77-B ......................... 5.1.1 light current ..................................................................................................... JESD77-B ......................... 5.2.2 light-emitting diode (LED)................................................................................ JESD77-B ......................... 5.3.1 limited space-charge accumulation diode ....................................................... see LSA diode limiting cross-section....................................................................................... JESD57............................. 2.9 limiting current................................................................................................. JESD77-B ......................... 3.5.2 limiting voltage ................................................................................................ JESD77-B ......................... 3.5.2 limit, maximum ............................................................................................... see maximum limit limit, minimum ................................................................................................ see minimum limit limit skew time................................................................................................. see skew (time), limit linear ADC....................................................................................................... JESD99-A ......................... 2.5.2.1 linear burst order (LBO) .................................................................................. JESD21-C......................... 2.9.2 linear DAC....................................................................................................... JESD99-A ......................... 2.5.2.1 linear drain current .......................................................................................... JESD28............................. 4.11 linear drain current .......................................................................................... JESD60............................. 4.12 linear drain voltage.......................................................................................... JESD28............................. 4.10 linear drain voltage.......................................................................................... JESD60............................. 4.11 linear energy transfer ...................................................................................... JEP133 ............................. 3

JEDEC Publication No. 120-A Page 39

Term

Document

Clause

linear energy transfer (LET) ............................................................................ JESD57............................. 2.8 linear integrated circuit.................................................................................... see integrated circuit, linear linearity............................................................................................................ JEP132 ............................. B linearity error, best-straight-line (of a linear and adjustable ADC) .................. JESD99-A ......................... 2.5.2.4 linearity error, best-straight-line (of a linear and adjustable DAC) .................. JESD99-A ......................... 2.5.2.4 linearity error, differential (of a linear ADC)..................................................... JESD99-A ......................... 2.5.2.4 linearity error, differential (of a linear DAC)..................................................... JESD99-A ......................... 2.5.2.4 linearity error, end-point (of a linear and adjustable ADC) .............................. JESD99-A ......................... 2.5.2.4 linearity error, end-point (of a linear and adjustable DAC) .............................. JESD99-A ......................... 2.5.2.4 linear microcircuit ............................................................................................ see microcircuit, linear linear transconductance, maximum ................................................................ JESD28............................. 4.12 linear transconductance, maximum ................................................................ JESD60............................. 4.13 line driver ........................................................................................................ JESD99-A ......................... 2.5.1 line receiver..................................................................................................... JESD99-A ......................... 2.5.1 line regulation.................................................................................................. JESD99-A ......................... 2.6.2 line-transient recovery time ............................................................................. JESD99-A ......................... 2.6.7 linkon............................................................................................................... JESD21-C......................... 2.10.8 listen................................................................................................................ JESD21-C......................... 2.10.7 LMC................................................................................................................. see least material condition load color register (LCR) ................................................................................. JESD21-C......................... 2.6.22 load current ..................................................................................................... JESD99-A ......................... 2.6.4 load, input ....................................................................................................... JESD99-A ......................... 1.2 load, output ..................................................................................................... JESD99-A ......................... 1.2 load regulation ................................................................................................ JESD99-A ......................... 2.6.2 load-transient recovery time............................................................................ JESD99-A ......................... 2.6.7 load write mask register (LWR)....................................................................... JESD21-C......................... 2.6.21 location............................................................................................................ EIA-557-A ......................... A logic array ....................................................................................................... see array, logic logic feedback ................................................................................................. JESD12-1B ....................... 3 logic feedback ................................................................................................. JESD99-A ......................... 1.2 logic function ................................................................................................... JESD99-A ......................... 2.3.1 logic gate......................................................................................................... JESD12-1B ....................... 3 logic gate......................................................................................................... see gate, logic logic high......................................................................................................... JESD78............................. 2.9 logic level ........................................................................................................ JESD99-A ......................... 2.3.1 logic-level converter ........................................................................................ JESD99-A ......................... 2.5.1 logic-level translator ........................................................................................ see logic-level converter logic low .......................................................................................................... JESD78............................. 2.10 logic microcircuit ............................................................................................. see microcircuit, logic logic power voltage (VCC) .............................................................................. JESD21-C......................... 2.3.2 logic setup (LS) ............................................................................................... JESD21-C......................... 2.6.1 logic state........................................................................................................ JESD99-A ......................... 2.3.1 logic synthesis................................................................................................. JESD12-1B ....................... 3 logic synthesis................................................................................................. JESD99-A ......................... 1.3 logic unit.......................................................................................................... JESD100-B ....................... 1 lognormal distribution ...................................................................................... JESD37............................. 3.1.6 long-form package (LF)................................................................................... JESD30-B ......................... 3 long-term accuracy.......................................................................................... see instability, long-term

JEDEC Publication No. 120-A Page 40

Term

Document

Clause

long term capability ......................................................................................... EIA-557-A ......................... A long-term capability ......................................................................................... JEP131 ............................. 4 long-term capability ......................................................................................... JESD659-A ....................... 4.12 long-term instability ......................................................................................... see instability, long-term look-ahead carry ............................................................................................. JESD100-B ....................... 1 lot .................................................................................................................... EIA-555............................. 2.9 lot .................................................................................................................... JESD16-A ......................... 5.8 lot acceptance rate (LAR) ............................................................................... JESD16-A ......................... 5.9 lower-byte enable (LB) .................................................................................... JESD21-C......................... 2.1.30 lower-byte write enable (LW) .......................................................................... JESD21-C......................... 2.1.31 low frequency limit........................................................................................... JEP123 ............................. 15 low level .......................................................................................................... JESD99-A ......................... 2.3.1 low-level charge (for digital signal applications).............................................. JESD99-A ......................... 2.7.2 low-level input current ..................................................................................... JESD99-A ......................... 2.3.3 low-level input voltage, "A" limit....................................................................... JESD99-A ......................... 2.3.2 low-level input voltage, "B" limit....................................................................... JESD99-A ......................... 2.3.2 low-level input voltage, maximum .................................................................. see low-level input voltage, "A" limit low-level input voltage, minimum ................................................................... see low-level input voltage, "B" limit low-level output current ................................................................................... JESD99-A ......................... 2.3.3 low-level output supply current ....................................................................... see supply current, low-level output low-level output voltage .................................................................................. JESD99-A ......................... 2.3.2 low melt solderball........................................................................................... JESD95-1 ......................... 14.5.3 low-profile fine-pitch ball-grid array (LFBGA) .................................................. JESD95-1 ......................... 5.1.2 low-side driver ................................................................................................. JESD99-A ......................... 2.2.6 low-to-high level output propagation (delay) time ........................................... see propagation (delay) time, low-to-high level output low-to-high level transition time....................................................................... see transition time, low-to-high level low-to-high output skew (time) ........................................................................ see skew (time), output, low-to-high low-velocity air current .................................................................................... EIA-323............................. D (2) LPROM ........................................................................................................... see latched PROM LS.................................................................................................................... see logic setup LSA diode........................................................................................................ JESD77-B ......................... 3.2.1 LSB ................................................................................................................. JESD99-A ......................... 2.5.2.1 LSI................................................................................................................... JESD99-A ......................... 1.2 luminance........................................................................................................ JESD77-B ......................... 5.3.2 luminous density ............................................................................................. JESD77-B ......................... 5.3.2 luminous efficacy ............................................................................................ JESD77-B ......................... 5.3.2 luminous energy.............................................................................................. JESD77-B ......................... 5.1.2 luminous exitance ........................................................................................... JESD77-B ......................... 5.3.2 luminous flux ................................................................................................... JESD77-B ......................... 5.1.2 luminous flux density....................................................................................... see flux density, luminous luminous intensity ........................................................................................... JESD77-B ......................... 5.3.2 luminous responsivity...................................................................................... JESD77-B ......................... 5.2.2 luminous sensitivity ......................................................................................... JESD77-B ......................... 5.2.2 LW................................................................................................................... see lower-byte write enable LWR ................................................................................................................ see load write mask register

M

M ..................................................................................................................... see mode select, mask

JEDEC Publication No. 120-A Page 41

Term

Document

Clause

M ..................................................................................................................... JESD21-C......................... 2.5.5 M ..................................................................................................................... see mode control M (as a prefix to units of semiconductor storage capacity) ............................. see mega MA................................................................................................................... see match MA................................................................................................................... see microelectronic assembly machine cycle ................................................................................................. JESD100-B ....................... 1 macro cell........................................................................................................ JESD12-1B ....................... 3 macrocell......................................................................................................... JESD99-A ......................... 1.3 macro cell area................................................................................................ JESD12-1B ....................... 3 macrocell area................................................................................................. JESD99-A ......................... 1.3 macro function................................................................................................. JESD12-1B ....................... 3 macro function................................................................................................. JESD99-A ......................... 1.3 main storage ................................................................................................... JESD100-B ....................... 1 main terminal 1 (of a bidirectional triode thyristor)(MT1)................................. JESD77-B ......................... 6.1.1 main terminals................................................................................................. JESD77-B ......................... 6.1.1 main terminal 2 (of a bidirectional triode thyristor)(MT2)................................. JESD77-B ......................... 6.1.1 major change .................................................................................................. JESD46-A ......................... 5.1a majority carrier ................................................................................................ JESD77-B ......................... 2.1 manufacturer's exposure time (MET).............................................................. J-STD-033 ........................ 5 manufacturing ................................................................................................. EIA-557-A ......................... A mask................................................................................................................ JESD99-A ......................... 1.2 masked write transfer (MWT).......................................................................... JESD21-C......................... 2.6.5 mask-programmed read-only memory ............................................................ JESD100-B ....................... 1 mass storage................................................................................................... JESD100-B ....................... 1 master slice ..................................................................................................... JESD99-A ......................... 1.2 matched pair ................................................................................................... JESD77-B ......................... 3.2.1 match (MA)...................................................................................................... JESD21-C......................... 2.1.33 material virtual condition ................................................................................. JESD95-1 ......................... B.1 maverick product............................................................................................. JESD50............................. 4.1 maximum clock frequency............................................................................... JESD12-1B ....................... 3 maximum clock frequency............................................................................... see clock frequency, maximum maximum frequency of oscillation .................................................................. JESD77-B ......................... 4.1.2 maximum high-level input voltage................................................................... see high-level input voltage, "A" limit maximum limit ................................................................................................. JESD99-A ......................... 2.2.2 maximum low-level input voltage .................................................................... see low-level input voltage, "A" limit maximum material condition (MMC)................................................................ JESD95-1 ......................... 2.2 maximum off-state current .............................................................................. JESD66............................. table 1 maximum on-state gate-source charge........................................................... JESD24-2 ......................... 4 maximum output current swing ....................................................................... JESD99-A ......................... 2.4.6 maximum output swing bandwidth .................................................................. see bandwidth, maximum output swing maximum output voltage swing....................................................................... JESD99-A ......................... 2.4.5 maximum peak-to-peak output voltage swing................................................. JESD99-A ......................... 2.4.5 maximum rating............................................................................................... JESD77-B ......................... 2.1 maximum rating............................................................................................... JESD99-A ......................... 2.2.1 MBB ................................................................................................................ see moisture barrier bag MCH ................................................................................................................ see must connect high MCL................................................................................................................. see must connect low MCU ................................................................................................................ see microcontroller

JEDEC Publication No. 120-A Page 42

Term

Document

Clause

mean ............................................................................................................... EIA-557-A ......................... A mean additional power loss............................................................................. JESD77-B ......................... 6.1.2 mean partial power loss .................................................................................. JESD77-B ......................... 6.1.1 mean total power loss ..................................................................................... JESD77-B ......................... 6.1.2 mean value of the life test operating junction temperature ............................. EIA-323............................. D (10) measured leak rate ......................................................................................... JESD22-A109 ................... 1.1 measurement current ...................................................................................... JESD51-1 ......................... A measurement delay time................................................................................. JESD51-1 ......................... A mebi (Mi) ......................................................................................................... see JESD100-B, 1, "mega", note 2 mechanical index ............................................................................................ EIA-308-A ......................... 4.9 median ............................................................................................................ EIA-557-A ......................... A medium-scale integration ................................................................................ see MSI mega (M) (as a prefix to units of semiconductor storage capacity)................. JESD100-B ....................... 1 memory cell..................................................................................................... JESD100-B ....................... 1 memory integrated circuit................................................................................ JESD100-B ....................... 1 memory location.............................................................................................. JESD100-B ....................... 1 memory organization....................................................................................... JESD100-B ....................... 1 memory sense amplifier .................................................................................. see sense amplifier, memory MESFET.......................................................................................................... see metal-semiconductor field-effect transistor MET................................................................................................................. see manufacturer's exposure time metal-insulator-semiconductor (MIS) technology............................................ JESD99-A ......................... 1.2 metallization .................................................................................................... JESD33-A ......................... 3 metallization .................................................................................................... JESD99-A ......................... 1.2 metallization, bottom ....................................................................................... JESD99-A ......................... 1.2 metallization, multilayer................................................................................... JESD99-A ......................... 1.2 metal-nitride-oxide-semiconductor (MNOS) technology ................................. JESD99-A ......................... 1.2 metal-oxide-semiconductor field-effect transistor............................................ JESD24............................. 1.2 metal-oxide-semiconductor field-effect transistor (MOSFET) ......................... JESD77-B ......................... 4.3.1 metal-oxide-semiconductor field-effect transistor (MOSFET) ......................... JESD28............................. 4.1 metal-oxide-semiconductor field-effect transistor (MOSFET) ......................... JESD60............................. 4.1 metal-oxide-semiconductor field-effect transistor (MOSFET) ......................... see transistor, metal-oxidesemiconductor field-effect metal-oxide-semiconductor (MOS) technology ............................................... JESD99-A ......................... 1.2 metal-oxide varistor (MOV) ............................................................................. JESD77-B ......................... 7.3.1 metal-semiconductor field-effect transistor (MESFET) ................................... JESD77-B ......................... 4.3.1 metric .............................................................................................................. EIA-599-A ......................... 4 mfr code .......................................................................................................... JESD32............................. 1.4 Mi .................................................................................................................... see JESD100-B, 1, "mega", note 2 microcircuit ...................................................................................................... JESD99-A ......................... 1.2 microcircuit, analog ......................................................................................... JESD99-A ......................... 1.2 microcircuit, binary .......................................................................................... JESD99-A ......................... 1.2 microcircuit, digital .......................................................................................... JESD99-A ......................... 1.2 microcircuit, film .............................................................................................. JESD99-A ......................... 1.2 microcircuit, hybrid .......................................................................................... JESD99-A ......................... 1.2 microcircuit, interface ...................................................................................... JESD99-A ......................... 1.2 microcircuit, linear ........................................................................................... JESD99-A ......................... 1.2 microcircuit, logic ............................................................................................ JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 43

Term

Document

Clause

microcircuit module ......................................................................................... JESD99-A ......................... 1.2 microcircuit, multichip...................................................................................... JESD99-A ......................... 1.2 microcomputer (µC) ........................................................................................ JESD100-B ....................... 1 microcontroller (MCU) ..................................................................................... JESD100-B ....................... 1 microelectronic assembly (MA) ....................................................................... JESD30-B ......................... 3 microelectronic assembly................................................................................ see assembly, microelectronic microelectronic device .................................................................................... see device, microelectronic microelectronics .............................................................................................. JESD99-A ......................... 1.2 microprocessing unit (MPU)............................................................................ JESD100-B ....................... 1 microprocessor (integrated circuit) (µP) .......................................................... JESD100-B ....................... 1 microprogrammable computer ........................................................................ JESD100-B ....................... 1 microwave diode ............................................................................................. JESD77-B ......................... 3.2.1 microwave package (MW)............................................................................... JESD30-B ......................... 3 midstep value, nominal (of an ADC) ............................................................... JESD99-A ......................... 2.5.2.1 midstep value (of an ADC) .............................................................................. JESD99-A ......................... 2.5.2.1 Miller charge.................................................................................................... see gate-drain charge minimization .................................................................................................... JESD12-1B ....................... 3 minimization .................................................................................................... JESD99-A ......................... 1.2 minimum high-level input voltage.................................................................... see high-level input voltage, "B" limit minimum limit .................................................................................................. JESD99-A ......................... 2.2.2 minimum low-level input voltage ..................................................................... see low-level input voltage, "B" limit minor change .................................................................................................. JESD46-A ......................... 5.1b minority carrier ................................................................................................ JESD77-B ......................... 2.1 MIS.................................................................................................................. see metal-insulator-semiconductor missing code (of an ADC) ............................................................................... JESD99-A ......................... 2.5.2.1 mixer diode...................................................................................................... JESD77-B ......................... 3.2.1 MMC................................................................................................................ see maximum material condition MNOS ............................................................................................................. see metal-nitride-oxide-semiconductor mode ............................................................................................................... EIA-557-A ......................... A mode control (M) ............................................................................................. JESD21-C......................... 2.9.3 model .............................................................................................................. JESD12-1B ....................... 3 model .............................................................................................................. JESD99-A ......................... 1.2 modeling.......................................................................................................... JEP132 ............................. B mode select, mask (M).................................................................................... JESD21-C......................... 2.1.32 MODFET ......................................................................................................... see modulation-doped field-effect transistor modulation-doped field-effect transistor (MODFET) ....................................... JESD77-B ......................... 4.3.1 modulation frequency...................................................................................... JESD77-B ......................... 5.2.2 modulator-frequency load impedance............................................................. JESD77-B ......................... 3.2.2 module generator ............................................................................................ JESD12-1B ....................... 3 module generator ............................................................................................ JESD99-A ......................... 1.3 moisture barrier bag ........................................................................................ JEP124 ............................. 4.1 moisture barrier bag (MBB)............................................................................. J-STD-033 ........................ 5 mold flash........................................................................................................ JESD95-1 ......................... 3 (SPP-014) monolithic integrated circuit ............................................................................ see integrated circuit, monolithic monolithic (semiconductor) integrated circuit.................................................. see integrated circuit, monolithic (semiconductor) monotonicity (of a DAC) .................................................................................. JESD99-A ......................... 2.5.2.1

JEDEC Publication No. 120-A Page 44

Term

Document

Clause

monotonicity (of an ADC) ................................................................................ JESD99-A ......................... 2.5.2.1 morphology, integrated ................................................................................... JESD99-A ......................... 1.2 morphology, translational ................................................................................ JESD99-A ......................... 1.2 MOS ................................................................................................................ see metal-oxide-semiconductor MOSFET ......................................................................................................... see metal-oxide-semiconductor fieldeffect transistor MOSFET ......................................................................................................... see transistor, metal-oxidesemiconductor field-effect MOV ................................................................................................................ see metal-oxide varistor MPDRAM ........................................................................................................ see multiport DRAM MPM................................................................................................................ see multiport memory MPRAM........................................................................................................... see multiport RAM MPU ................................................................................................................ see microprocessing unit MSI.................................................................................................................. JESD99-A ......................... 1.2 MT1 ................................................................................................................. see main terminal 1 MT2 ................................................................................................................. see main terminal 2 multichip integrated circuit .............................................................................. see integrated circuit, multichip multichip microcircuit....................................................................................... see microcircuit, multichip multijunction transistor .................................................................................... JESD77-B ......................... 4.1.1 multijunction type junction transistor ............................................................... see transistor, junction, multijunction type multilayer(-connection) film circuit................................................................... JESD99-A ......................... 1.2 multilayer film circuit........................................................................................ see multilayer(-connection) film circuit multilayer metallization.................................................................................... see metallization, multilayer multiphase charge-coupled device ................................................................. see three-phase charge-coupled device multiple-frequency skew.................................................................................. JESD65............................. 3 multiple-source product................................................................................... JESD48............................. 3 multiplexed (MX) ............................................................................................. JESD21-C......................... 2.5.6 multiplying DAC............................................................................................... JESD99-A ......................... 2.5.2.1 multiport DRAM (MPDRAM)............................................................................ JESD21-C......................... 2.4.13 multiport memory (MPM)................................................................................. JESD21-C......................... 2.4.14 multiport RAM (MPRAM)................................................................................. JESD21-C......................... 2.4.15 must connect high (MCH) ............................................................................... JESD21-C......................... 2.1.34 must connect low (MCL) ................................................................................. JESD21-C......................... 2.1.35 MW.................................................................................................................. see microwave package MWT................................................................................................................ see masked write transfer MX................................................................................................................... see multiplexed

N

natural-air-cooled environment ....................................................................... EIA-323............................. D (1) NC ................................................................................................................... see no connection NC ................................................................................................................... see no (internal) connection n-channel charge-coupled device ................................................................... JESD99-A ......................... 2.7.1 n-channel field-effect transistor....................................................................... JESD24............................. 1.2 n-channel field-effect transistor....................................................................... JESD77-B ......................... 4.3.1 NE ................................................................................................................... see nonvolatile enable NEDA .............................................................................................................. JEP130 ............................. 2 negative-breakdown-resistance thyristor surge protective device .................. JESD77-B ......................... 7.2.1 negative-breakdown-resistance TSPD............................................................ JESD66............................. 3.2.7

JEDEC Publication No. 120-A Page 45

Term

Document

Clause

negative differential-resistance region ............................................................ JESD77-B ......................... 6.1.1 negative full scale (of a bipolar ADC).............................................................. see full scale, negative (of a ...) negative full scale (of a bipolar DAC).............................................................. see full scale, negative (of a ...) negative-going input threshold voltage ........................................................... JESD99-A ......................... 2.3.2 negative logic .................................................................................................. JESD99-A ......................... 2.3.1 negative zero scale (of an ADC or DAC with no true zero)............................. see zero scale, negative (of an ...) NEP................................................................................................................. see noise equivalent power NEP................................................................................................................. see noise equivalent power spectral density net ................................................................................................................... JESD12-1B ....................... 3 net (of a circuit) ............................................................................................... JESD99-A ......................... 1.3 netlist............................................................................................................... JESD12-1B ....................... 3 netlist............................................................................................................... JESD99-A ......................... 1.3 netlist translation ............................................................................................. JESD12-1B ....................... 3 netlist translation ............................................................................................. JESD99-A ......................... 1.3 NF ................................................................................................................... see no function NF ................................................................................................................... see spot noise figure n-gate thyristor ................................................................................................ see thyristor, n-gate nibble .............................................................................................................. JESD100-B ....................... 1 nibble wide ...................................................................................................... JESD21-C......................... 2.5.7 nibble-wide device .......................................................................................... JESD100-B ....................... 1 no connection (NC) ......................................................................................... JESD21-C......................... 2.1.36 no connection (NC) ......................................................................................... JESD77-B ......................... 2.1 no connection (NC) ......................................................................................... see no (internal) connection no connect pin................................................................................................. JESD78............................. 2.12 node ................................................................................................................ EIA-557-A ......................... A node ................................................................................................................ JEP131 ............................. 4 node ................................................................................................................ JESD12-5 ......................... 2--1 node ................................................................................................................ JESD34............................. 4 (5) node ................................................................................................................ JESD659-A ....................... 4.13 no function (NF) .............................................................................................. JESD21-C......................... 2.1.38 no internal connection (NC) ............................................................................ see no connection no (internal) connection (NC) .......................................................................... JESD99-A ......................... 1.2 noise current ................................................................................................... see equivalent input noise current (of a two-port device) noise current, detector ................................................................................... see detector noise current noise current, equivalent input ....................................................................... see equivalent input noise current (of a two-port device) noise equivalent bandwidth............................................................................. JESD77-B ......................... 5.2.2 noise equivalent power (NEP)......................................................................... JESD77-B ......................... 5.2.2 noise equivalent power spectral density (NEP)............................................... JESD77-B ......................... 5.2.2 noise equivalent signal.................................................................................... JESD99-A ......................... 2.7.4 noise factor, average ..................................................................................... see average noise factor noise factor, average ..................................................................................... JESD99-A ......................... 2.4.10 noise factor (NF), spot .................................................................................... see spot noise figure noise factor, spot ............................................................................................ JESD99-A ......................... 2.4.10 noise figure, average ..................................................................................... see average noise figure noise figure, average ..................................................................................... JESD99-A ......................... 2.4.10

JEDEC Publication No. 120-A Page 46

Term

Document

Clause

noise figure, overall average .......................................................................... see overall average noise figure (of a mixer diode) noise figure (NF), spot .................................................................................... see spot noise figure noise figure, spot ............................................................................................ JESD99-A ......................... 2.4.10 noise figure, standard overall average ........................................................... see standard overall average noise figure (of a mixer diode) noise margin.................................................................................................... JESD99-A ......................... 2.3.1 noise ratio, output .......................................................................................... see output noise ratio noise temperature ........................................................................................... JESD77-B ......................... 2.2 noise temperature ........................................................................................... JESD99-A ......................... 2.4.10 noise temperature, reference ......................................................................... see reference noise temperature noise voltage................................................................................................... see equivalent input noise voltage (of a two-port device) noise voltage, detector ................................................................................... see detector noise voltage noise voltage, equivalent input ....................................................................... see equivalent input noise voltage (of a two-port device) noise voltage, output ...................................................................................... JESD99-A ......................... 2.6.5 noise voltage, peak-to-peak ........................................................................... JESD99-A ......................... 2.6.5 nominal full-scale range (of a linear ADC) ...................................................... see full-scale range, nominal (of a ...) nominal full-scale range (of a linear DAC) ...................................................... see full-scale range, nominal (of a ...) nominal full-scale value................................................................................... see full-scale value, nominal nominal midstep value (of an ADC) ................................................................ see midstep value, nominal (of an ...) nominal step value (of a DAC) ........................................................................ see step value, nominal (of a ...) nominal voltage ............................................................................................... JESD77-B ......................... 7.3.2 noncomforming manufacturing estimated fraction .......................................... EIA-555............................. 2.1 noncompliant product...................................................................................... JESD50............................. 4.5 nonconformance ............................................................................................. JESD16-A ......................... 5.10 nonconforming ................................................................................................ EIA-555............................. 2.10 nonconforming ................................................................................................ EIA-557-A ......................... A nonconforming units........................................................................................ EIA-557-A ......................... A nonconformity.................................................................................................. EIA-557-A ......................... A nonconformity.................................................................................................. JEP131 ............................. 4 nonconformity.................................................................................................. JESD16-A ......................... 5.11 nonconformity.................................................................................................. JESD659-A ....................... 4.14 nondestructive test.......................................................................................... JEP96 ............................... 2 nonhierarchical layout ..................................................................................... see flattened [nonhierarchical] layout nonhierarchical netlist ..................................................................................... see flattened [nonhierarchical] netlist nonlinear ADC................................................................................................. JESD99-A ......................... 2.5.2.1 nonlinear DAC................................................................................................. JESD99-A ......................... 2.5.2.1 nonrepetitive peak controllable on-state current (of a GTO thyristor) ............. JESD77-B ......................... 6.1.2 nonrepetitive peak forward current (of a forward-conducting TSPD) .............. JESD66............................. table 6 nonrepetitive peak off-state voltage ................................................................ JESD77-B ......................... 6.1.2 nonrepetitive peak on-state current ................................................................ JESD66............................. table 1 nonrepetitive peak on-state current ................................................................ JESD77-B ......................... 7.2.2 nonrepetitive peak pulse current..................................................................... JESD66............................. table 1 nonrepetitive peak reverse current (of a reverse-blocking thyristor)............... JESD77-B ......................... 6.1.2 nonrepetitive peak reverse surge current ....................................................... JESD77-B ......................... 3.4.2 nonrepetitive peak reverse voltage ................................................................. EIA-282-A ......................... 1.2

JEDEC Publication No. 120-A Page 47

Term

Document

Clause

nonrepetitive peak reverse voltage ................................................................. JESD77-B ......................... 3.1.2 nonrepetitive peak reverse voltage ................................................................. JESD77-B ......................... 6.1.2 nonusable terminal (NU) ................................................................................. JESD77-B ......................... 2.1 nonusable terminal (NU) ................................................................................. JESD99-A ......................... 1.2 nonvolatile enable (NE)................................................................................... JESD21-C......................... 2.1.37 nonvolatile memory ......................................................................................... JESD100-B ....................... 1 nonvolatile random-access memory ............................................................... see NOVRAM nonvolatile random-access memory ............................................................... see NVRAM nonvolatile random-access memory (NVRAM) ............................................... JESD21-C......................... 2.4.16 no pin (NP) ...................................................................................................... JESD21-C......................... 2.1.39 normal distribution........................................................................................... EIA-557-A ......................... A normalized detectivity ..................................................................................... JESD77-B ......................... 5.2.2 not usable (NU) ............................................................................................... JESD21-C......................... 2.1.40 NOVRAM ........................................................................................................ JESD100-B ....................... 1 NP ................................................................................................................... see no pin n-type semiconductor...................................................................................... JESD77-B ......................... 2.1 NU ................................................................................................................... see not usable NU ................................................................................................................... see nonusable terminal numerical resolution ........................................................................................ see resolution, numerical NVRAM ........................................................................................................... see nonvolatile random-access memory (NVRAM) NVRAM ........................................................................................................... JESD100-B ....................... 1

O

objective evidence .......................................................................................... EIA-599-A ......................... 4 observability .................................................................................................... JESD12-5 ......................... 2--15 occurrence ...................................................................................................... JEP131 ............................. 5.8.2 OE ................................................................................................................... see output enable off impedance.................................................................................................. JESD77-B ......................... 6.1.1 offset error (of a linear ADC) ........................................................................... JESD99-A ......................... 2.5.2.4 offset error (of a linear DAC) ........................................................................... JESD99-A ......................... 2.5.2.4 offset point (of an adjustable ADC) ................................................................. JESD99-A ......................... 2.5.2.1 offset point (of an adjustable DAC) ................................................................. JESD99-A ......................... 2.5.2.1 offset voltage................................................................................................... JESD77-B ......................... 4.1.2 offset voltage................................................................................................... JESD77-B ......................... 6.2.2 off state ........................................................................................................... JESD77-B ......................... 6.1.1 off state ........................................................................................................... JESD77-B ......................... 7.2.1 off-state capacitance....................................................................................... JESD66............................. table 1 off-state capacitance....................................................................................... JESD77-B ......................... 7.2.2 off-state current ............................................................................................... JESD66............................. table 1 off-state current ............................................................................................... JESD77-B ......................... 6.1.2 off-state current ............................................................................................... JESD77-B ......................... 7.2.2 off-state current ............................................................................................... JESD99-A ......................... 2.2.4 off-state current, repetitive peak .................................................................... see repetitive peak off-state current off-state gate bias current ............................................................................... JESD77-B ......................... 6.1.2 off-state gate bias voltage (of a GTO thyristor) ............................................... JESD77-B ......................... 6.1.2 off state (of a TPSD) ....................................................................................... JESD66............................. 3.1.1 off-state power ................................................................................................ JESD77-B ......................... 6.1.2 off-state recovered charge (of a reverse-conducting triode thyristor) ............. JESD77-B ......................... 6.1.2

JEDEC Publication No. 120-A Page 48

Term

Document

Clause

off-state recovery current ................................................................................ JESD77-B ......................... 6.1.2 off-state recovery time (of a reverse-conducting thyristor).............................. JESD77-B ......................... 6.1.2 off-state voltage .............................................................................................. JESD66............................. table 1 off-state voltage .............................................................................................. JESD77-B ......................... 6.1.2 off-state voltage .............................................................................................. JESD77-B ......................... 7.2.2 off-state voltage, crest working ...................................................................... see crest working off-state voltage off-state voltage, nonrepetitive peak .............................................................. see nonrepetitive peak off-state voltage off-state voltage, peak transient ..................................................................... see peak transient off-state voltage off-state voltage, peak working ...................................................................... see peak working off-state voltage off-state voltage, repetitive peak .................................................................... see repetitive peak off-state voltage off-state voltage, turn-off peak ....................................................................... see turn-off peak off-state voltage (of a GTO thyristor) ohmic region.................................................................................................... JESD24............................. 1.2 ohmic region.................................................................................................... JESD77-B ......................... 4.3.1 1-state ............................................................................................................. JESD99-A ......................... 2.3.1 ongoing process analysis................................................................................ JEP136 ............................. 4.3 on impedance.................................................................................................. JESD77-B ......................... 6.1.1 on state ........................................................................................................... JESD77-B ......................... 6.1.1 on-state current ............................................................................................... JESD66............................. table 1 on-state current ............................................................................................... JESD77-B ......................... 6.1.2 on-state current ............................................................................................... JESD77-B ......................... 7.2.2 nonrepetitivepeak............................................................................................ see nonrepetitive peak on-state current on-state current, repetitive peak .................................................................... see repetitive peak on-state current on-state current, surge ................................................................................... see surge on-state current on-state drain current ...................................................................................... JESD77-B ......................... 4.3.2 on-state gate bias current ............................................................................... JESD77-B ......................... 6.1.2 on-state gate bias voltage............................................................................... JESD77-B ......................... 6.1.2 on-state gate-source charge ........................................................................... JESD24-2 ......................... 4 on state (of a TSPD) ....................................................................................... JESD66............................. 3.1.3 on-state power ................................................................................................ JESD77-B ......................... 6.1.2 on-state resistance.......................................................................................... JESD77-B ......................... 4.3.2 on-state resistance.......................................................................................... JESD99-A ......................... 2.3.4 on-state slope resistance ................................................................................ JESD77-B ......................... 6.1.2 on-state threshold voltage............................................................................... JESD77-B ......................... 6.1.2 on-state voltage .............................................................................................. JESD66............................. table 1 on-state voltage .............................................................................................. JESD77-B ......................... 4.3.2 on-state voltage .............................................................................................. JESD77-B ......................... 4.4.2 on-state voltage .............................................................................................. JESD77-B ......................... 6.1.2 on-state voltage .............................................................................................. JESD77-B ......................... 7.2.2 OP ................................................................................................................... see optional OPA................................................................................................................. see ongoing process analysis open-circuit ..................................................................................................... JESD10............................. 1.2 open-circuit ..................................................................................................... JESD24............................. 1.2 open circuit...................................................................................................... JESD77-B ......................... 2.1 open-circuit fault.............................................................................................. JESD12-5 ......................... 2--4.1 open-circuit output (of an integrated circuit).................................................... JESD99-A ......................... 2.2.6 open-circuit voltage (floating potential) ........................................................... JESD77-B ......................... 4.1.2 open-circuit ... ................................................................................................. see also "How to Use"

JEDEC Publication No. 120-A Page 49

Term

Document

Clause

open-collector output ...................................................................................... JESD99-A ......................... 2.2.6 open-drain output ............................................................................................ JESD99-A ......................... 2.2.6 open-drain output buffer.................................................................................. JESD12-4 ......................... 1.1.5 open-element output (of an integrated circuit) ................................................ JESD99-A ......................... 2.2.6 open-emitter output ......................................................................................... JESD99-A ......................... 2.2.6 open-source output ......................................................................................... JESD99-A ......................... 2.2.6 optical axis ...................................................................................................... JESD77-B ......................... 5.1.1 optimization ..................................................................................................... JEP132 ............................. B optimization ..................................................................................................... JESD12-1B ....................... 3 optimization ..................................................................................................... JESD99-A ......................... 1.2 optional (OP) ................................................................................................... JESD21-C......................... 2.1.42 optocoupler ..................................................................................................... JESD77-B ......................... 5.4.1 optoelectronic device ...................................................................................... JESD77-B ......................... 5.1.1 optoisolator ..................................................................................................... see optocoupler OSS................................................................................................................. EIA-724............................. 2.2 outgoing quality, average (AOQ)..................................................................... JESD16-A ......................... 5.3 outlier product ................................................................................................. JESD62............................. 4 output .............................................................................................................. JEP132 ............................. B output admittance............................................................................................ JESD77-B ......................... 4.1.2 output admittance............................................................................................ JESD77-B ......................... 4.3.2 output buffer .................................................................................................... JESD12-4 ......................... 1.1.3 output capacitance.......................................................................................... JESD77-B ......................... 4.1.2 output capacitance.......................................................................................... JESD77-B ......................... 4.3.2 output capacitance.......................................................................................... JESD77-B ......................... 4.4.2 output clamp current ....................................................................................... JESD99-A ......................... 2.2.4 output clamp voltage ....................................................................................... JESD99-A ......................... 2.2.4 output clock (C) ............................................................................................... JESD21-C......................... 2.1.10 output conductance......................................................................................... JESD77-B ......................... 4.3.2 output current .................................................................................................. JESD14............................. 6.4 output current .................................................................................................. JESD99-A ......................... 2.6.4 output current, average rectified .................................................................... see average rectified output current output current swing, maximum ..................................................................... see maximum output current swing output data-valid time...................................................................................... see valid time, output dataoutput disable time (of a three-state output) ................................................... see disable time, output (of a ...) output enable .................................................................................................. JESD100-B ....................... 1 output enable (G or OE).................................................................................. JESD21-C......................... 2.1.22 output enable (OE or G).................................................................................. JESD21-C......................... 2.1.41 output enable time (of a three-state output) .................................................... see enable time, output (of a ...) output hold time............................................................................................... see hold time, output output impedance............................................................................................ JESD99-A ......................... 2.6.6 output impedance control (ZQ) ....................................................................... JESD21-C......................... 2.9.18 output impedance, differential ......................................................................... JESD99-A ......................... 2.4.7 output impedance, single-ended ..................................................................... JESD99-A ......................... 2.4.7 output load ...................................................................................................... JESD12-1B ....................... 3 output load ...................................................................................................... see load, output output noise ratio ............................................................................................ JESD77-B ......................... 3.2.2 output noise voltage........................................................................................ JESD99-A ......................... 2.6.5 output offset voltage........................................................................................ JESD99-A ......................... 2.4.5

JEDEC Publication No. 120-A Page 50

Term

Document

Clause

output pin ........................................................................................................ JESD78............................. 2.14 output power ................................................................................................... JESD77-B ......................... 4.1.2 output pulse rise time ...................................................................................... JESD77-B ......................... 6.2.2 output reflection coefficient ............................................................................. JESD77-B ......................... 4.1.2 output reflection coefficient ............................................................................. JESD77-B ......................... 4.3.2 output resistance............................................................................................. JESD99-A ......................... 2.4.7 output skew ..................................................................................................... JESD65............................. 3 output skew time ............................................................................................. see skew (time), output output stage drain power voltage (VDDQ) ...................................................... JESD21-C......................... 2.3.6 output stage ground reference (GNDQ).......................................................... JESD21-C......................... 2.3.12 output stage logic power voltage (VCCQ)....................................................... JESD21-C......................... 2.3.3 output stage source power voltage (VSSQ).................................................... JESD21-C......................... 2.3.12 output susceptance......................................................................................... JESD77-B ......................... 4.3.2 output voltage ................................................................................................. JESD14............................. 6.3 output voltage ................................................................................................. JESD99-A ......................... 2.6.3 output voltage drift .......................................................................................... JESD99-A ......................... 2.6.2 output voltage, peak pulse ............................................................................. see peak pulse output voltage output voltage swing, maximum ..................................................................... see maximum output voltage swing output voltage swing, maximum peak-to-peak ............................................... see maximum peak-to-peak output voltage swing overall average noise figure (of a mixer diode) ............................................... JESD77-B ......................... 3.2.2 overall charge-transfer efficiency .................................................................... JESD99-A ......................... 2.7.3 overlapping-gate charge-coupled device ........................................................ JESD99-A ......................... 2.7.1 overload forward current ................................................................................. EIA-282-A ......................... 1.2 overload forward current ................................................................................. JESD77-B ......................... 3.1.2 overload on-state current ................................................................................ JESD77-B ......................... 6.1.2 overload recovery time.................................................................................... JESD99-A ......................... 2.4.3 overload reverse-conducting current .............................................................. JESD77-B ......................... 6.1.2 overshoot duration .......................................................................................... JESD77-B ......................... 7.1.2 overshoot duration .......................................................................................... JESD77-B ......................... 7.3.2 overshoot factor .............................................................................................. JESD99-A ......................... 2.4.3 oxide, deposited.............................................................................................. JESD99-A ......................... 1.2 oxide, grown.................................................................................................... JESD99-A ......................... 1.2 oxide step........................................................................................................ JESD99-A ......................... 1.2

P

P...................................................................................................................... see program P...................................................................................................................... see program enable, parity package .......................................................................................................... JESD9-A ........................... 3.3.1 package .......................................................................................................... JESD27............................. 3.3.1 package, dual-in-line (DIP).............................................................................. JESD99-A ......................... 1.2 package, grid-array (GA)................................................................................. JESD99-A ......................... 1.2 package group ................................................................................................ JESD26-A ......................... 3.2.2 package (of a semiconductor device) ............................................................. JESD99-A ......................... 1.2 package, quad-in-line (QIP) ............................................................................ JESD99-A ......................... 1.2 package, single-in-line (SIP) ........................................................................... JESD99-A ......................... 1.2 package, small-outline (SO)............................................................................ JESD99-A ......................... 1.2 package type................................................................................................... JESD26-A ......................... 3.2.1 package, vertical surface-mount (VP) ............................................................. JESD99-A ......................... 1.2

JEDEC Publication No. 120-A Page 51

Term

Document

Clause

packaging material .......................................................................................... EIA-541............................. 2.1 pad, bonding ................................................................................................... JESD99-A ......................... 1.2 pad cell area ................................................................................................... JESD12-1B ....................... 3 pad cell area ................................................................................................... JESD99-A ......................... 1.2 paddle ............................................................................................................. JEP123 ............................. 15 pad-limited IC .................................................................................................. JESD12-1B ....................... 3 pad-limited integrated circuit ........................................................................... see integrated circuit, pad-limited page ................................................................................................................ JESD100-B ....................... 1 page mode ...................................................................................................... JESD100-B ....................... 1 page reset (PR)............................................................................................... JESD21-C......................... 2.1.45 page select (PS).............................................................................................. JESD21-C......................... 2.1.46 parallel operation ............................................................................................ JESD100-B ....................... 1 parallel transmission ....................................................................................... JESD100-B ....................... 1 parameter........................................................................................................ EIA-557-A ......................... A parameter........................................................................................................ EIA-599-A ......................... 4 parameter........................................................................................................ JEP131 ............................. 4 parameter........................................................................................................ JESD66............................. 3.3.3 parameter........................................................................................................ JESD659-A ....................... 4.15 parameterized macro cell................................................................................ JESD12-1B ....................... 3 parameterized macrocell................................................................................. JESD99-A ......................... 1.3 parameterized macro function......................................................................... JESD12-1B ....................... 3 parameterized macro function......................................................................... JESD99-A ......................... 1.3 parametric failure ............................................................................................ JEP134 ............................. 6 parametric fault ............................................................................................... JESD12-5 ......................... 2--2.1 parametric test ................................................................................................ JESD12-1B ....................... 3 parametric test ................................................................................................ JESD99-A ......................... 1.2 parasitic circuit element .................................................................................. see circuit element, parasitic Pareto.............................................................................................................. JEP131 ............................. 4 Pareto analysis ............................................................................................... EIA-557-A ......................... A partial scan...................................................................................................... JESD12-1B ....................... 3 partial scan...................................................................................................... see scan, partial partition ........................................................................................................... JESD12-1B ....................... 3 partition ........................................................................................................... JESD99-A ......................... 1.3 parts per million (PPM).................................................................................... JESD16-A ......................... 5.12 parts per million monitoring ............................................................................. JESD50............................. 4.3 part-to-part skew ............................................................................................. JESD65............................. 3 part-to-part skew time ..................................................................................... see skew (time), part-to-part party-line driver ............................................................................................... JESD99-A ......................... 2.5.1 passivation ...................................................................................................... JESD99-A ......................... 1.2 passive device ................................................................................................ JESD99-A ......................... 1.2 passive circuit element.................................................................................... see circuit element, passive passive component (of a hybrid integrated circuit) ......................................... see component, passive (of a ...) passive hybrid film integrated circuit ............................................................... see integrated circuit, passive hybrid film passive-pulldown output ................................................................................. JESD99-A ......................... 2.2.6 passive-pullup output ...................................................................................... JESD99-A ......................... 2.2.6 passive substrate ............................................................................................ see substrate, passive p-channel charge-coupled device ................................................................... JESD99-A ......................... 2.7.1

JEDEC Publication No. 120-A Page 52

Term

Document

Clause

p-channel field-effect transistor....................................................................... JESD24............................. 1.2 p-channel field-effect transistor....................................................................... JESD77-B ......................... 4.3.1 PCN................................................................................................................. see process change notice PCN................................................................................................................. see product change notice PD ................................................................................................................... see presence detect PDIP................................................................................................................ JEP130 ............................. 2 peak case nonrupture current ......................................................................... JESD77-B ......................... 6.1.2 peak collector current...................................................................................... JESD77-B ......................... 4.4.2 peak-emission wavelength.............................................................................. JESD77-B ......................... 5.3.2 peak forward current ....................................................................................... EIA-282-A ......................... 1.2 peak forward recovery voltage ........................................................................ JESD286-B ....................... 2 peak forward recovery voltage (of a forward-conducting TSPD) .................... JESD66............................. table 6 peak forward voltage....................................................................................... EIA-282-A ......................... 5.6.4.1 peak gate-switching current (of a gated TSPD) .............................................. JESD66............................. table 7 peak impulse current....................................................................................... JESD77-B ......................... 7.1.2 peak nominal voltage ...................................................................................... JESD77-B ......................... 7.3.2 peak off-state gate current (of a gated TSPD) ................................................ JESD66............................. table 7 peak off-state gate voltage.............................................................................. JESD77-B ......................... 7.2.2 peak point ....................................................................................................... JESD77-B ......................... 4.2.1 peak point ....................................................................................................... JESD77-B ......................... 6.2.1 peak-point current ........................................................................................... JESD77-B ......................... 3.3.2 peak-point current ........................................................................................... JESD77-B ......................... 4.2.2 peak-point current ........................................................................................... JESD77-B ......................... 6.2.2 peak-point voltage........................................................................................... JESD77-B ......................... 3.3.2 peak-point voltage........................................................................................... JESD77-B ......................... 4.2.2 peak-point voltage........................................................................................... JESD77-B ......................... 6.2.2 peak-point voltage, projected ......................................................................... see projected peak-point voltage peak pulse output voltage ............................................................................... JESD77-B ......................... 6.2.2 peak reverse current ....................................................................................... EIA-282-A ......................... 1.2 peak reverse current ....................................................................................... EIA-282-A ......................... 5.6.1.1 peak reverse voltage....................................................................................... EIA-282-A ......................... 1.2 peak spectral luminous exitance..................................................................... JESD77-B ......................... 5.3.2 peak spectral radiant exitance ........................................................................ JESD77-B ......................... 5.3.2 peak tail current (of a GTO thyristor)............................................................... JESD77-B ......................... 6.1.2 peak-to-peak noise voltage............................................................................. JESD99-A ......................... 2.6.5 peak transient off-state voltage....................................................................... see nonrepetitive peak off-state voltage peak transient reverse voltage (of a unidirectional thyristor) .......................... JESD77-B ......................... 6.1.2 peak turn-off gate current (of a GTO thyristor)................................................ JESD77-B ......................... 6.1.2 peak turn-off gate voltage (of a GTO thyristor) ............................................... JESD77-B ......................... 6.1.2 peak turn-on gate drive current ....................................................................... JESD77-B ......................... 6.1.2 peak working off-state voltage ........................................................................ JESD77-B ......................... 6.1.2 peak working reverse voltage (of a unidirectional thyristor)............................ JESD77-B ......................... 6.1.2 pedestal .......................................................................................................... see contact, bump pedestal (error)................................................................................................ JESD99-A ......................... 2.5.2.4 percent ripple current ...................................................................................... see ripple current, (percent) percent ripple voltage...................................................................................... see ripple voltage, (percent) performance requirements .............................................................................. JEP132 ............................. B period jitter ...................................................................................................... JESD65............................. 3

JEDEC Publication No. 120-A Page 53

Term

Document

Clause

peripheral driver .............................................................................................. JESD99-A ......................... 2.5.1 peripheral equipment ...................................................................................... JESD100-B ....................... 1 peristaltic charge-coupled device.................................................................... see bulk-channel charge-coupled device PF.................................................................................................................... see press fit p-gate thyristor ................................................................................................ see thyristor, p-gate phase jitter ...................................................................................................... JESD65............................. 3 phase margin .................................................................................................. JESD99-A ......................... 2.4.3 photoconductive diode .................................................................................... JESD77-B ......................... 5.2.1 photoconductive transducer............................................................................ JESD77-B ......................... 5.2.1 photocoupler ................................................................................................... see optocoupler photocurrent .................................................................................................... JESD77-B ......................... 5.2.1 photodarlington coupler .................................................................................. JESD77-B ......................... 5.4.1 photodiode ...................................................................................................... JESD77-B ......................... 5.2.1 photodiode, avalanche.................................................................................... JESD77-B ......................... 5.2.1 photodiode coupler ......................................................................................... JESD77-B ......................... 5.4.1 photoemissive device...................................................................................... JESD77-B ......................... 5.3.1 photoemitter .................................................................................................... JESD77-B ......................... 5.3.1 photoresist ...................................................................................................... JESD99-A ......................... 1.2 photosensitive device...................................................................................... JESD77-B ......................... 5.2.1 photothyrister .................................................................................................. JESD77-B ......................... 5.2.1 photothyristor coupler ..................................................................................... JESD77-B ......................... 5.4.1 phototransistor ................................................................................................ JESD77-B ......................... 5.2.1 phototransistor coupler ................................................................................... JESD77-B ......................... 5.4.1 phototransistor, Darlington ............................................................................. JESD77-B ......................... 5.2.1 photovoltaic diode ........................................................................................... JESD77-B ......................... 5.2.1 physical base region ....................................................................................... see base region, (physical) physical collector region.................................................................................. see collector region, (physical) physical emitter region .................................................................................... see emitter region, (physical) physical failure mechanism ............................................................................. JEP131 ............................. 4 physical failure mechanism ............................................................................. JESD34............................. 4 (6) physical failure mechanism ............................................................................. JESD659-A ....................... 4.16 physical region (within a semiconductor material) .......................................... JESD77-B ......................... 2.1 physical transition region (within a semiconductor material)........................... see transition region (within a ...) pinch resistor................................................................................................... see resistor, pinch pinhole ............................................................................................................ JESD99-A ......................... 1.2 pin pitch (PP)................................................................................................... JESD21-C......................... 2.7.6 pin-to-pin delay model..................................................................................... JESD12-1B ....................... 3 pin-to-pin delay model..................................................................................... JESD99-A ......................... 1.3 PLA ................................................................................................................. see programmable logic array planar device and process .............................................................................. JESD99-A ......................... 1.2 planar process ................................................................................................ see planar device and process planned product discontinuance ..................................................................... JESD48............................. 3 plasma etching ................................................................................................ see etching, plasma plastic leaded chip carrier (PLDCC)................................................................ JESD21-C......................... 2.7.5 plated film........................................................................................................ see film, plated PLC ................................................................................................................. see product life cycle stage PLCC............................................................................................................... JEP130 ............................. 2

JEDEC Publication No. 120-A Page 54

Term

Document

Clause

PLCCR ............................................................................................................ JEP130 ............................. 2 PLD ................................................................................................................. see programmable logic array PLDCC ............................................................................................................ see plastic leaded chip carrier PLL device ...................................................................................................... JESD65............................. 2.1 PLL lock time after frequency change............................................................. JESD65............................. 3 PLL output duty cycle...................................................................................... JESD65............................. 3 PLL reference zero delay ................................................................................ JESD65............................. 3 PLS ................................................................................................................. see programmable logic sequencer PM................................................................................................................... see post mount p-n boundary ................................................................................................... JESD77-B ......................... 2.1 p-n junction ..................................................................................................... JESD77-B ......................... 2.1 p-n transition region ........................................................................................ see p-n junction Poisson distribution......................................................................................... EIA-557-A ......................... A population ....................................................................................................... EIA-557-A ......................... A port A............................................................................................................... JESD21-C......................... 2.1.1 port B............................................................................................................... JESD21-C......................... 2.1.5 positive-breakdown-resistance thyristor surge protective device.................... JESD77-B ......................... 7.2.1 positive-breakdown-resistance TSPD ............................................................. JESD66............................. 3.2.8 positive full scale (of a bipolar ADC) ............................................................... see full scale, positive (of a ...) positive full scale (of a bipolar DAC) ............................................................... see full scale, positive (of a ...) positive-going input threshold voltage............................................................. JESD99-A ......................... 2.3.2 positive logic ................................................................................................... JESD99-A ......................... 2.3.1 positive zero scale (of an ADC or DAC with no true zero) .............................. see zero scale, positive (of an ...) post mount (PM).............................................................................................. JESD30-B ......................... 3 potential cause of failure ................................................................................. JEP131 ............................. 4 potential failure mechanism ............................................................................ JEP122 ............................. 3 potential failure mode...................................................................................... JEP131 ............................. 4 potential physical failure mechanism .............................................................. JEP131 ............................. 4 potential physical failure mechanism .............................................................. JESD34............................. 4 (7) potential physical failure mechanism .............................................................. JESD659-A ....................... 4.17 potential well (of a charge-coupled device)..................................................... JESD99-A ......................... 2.7.2 pot life ............................................................................................................. JEP105 ............................. 4.1.2 semiconductor power-control module (SPCM)................................................ JESD14............................. 1.0 power dissipation, average ............................................................................ see average power dissipation power dissipation, dc ...................................................................................... see dc power dissipation power dissipation, rated transient average .................................................... see rated transient average power dissipation power dissipation, repetitive peak pulse ........................................................ see repetitive peak pulse power dissipation power gain, (insertion)..................................................................................... JESD99-A ......................... 2.4.2 power gain, transducer.................................................................................... JESD99-A ......................... 2.4.2 power loss, mean additional ........................................................................... see mean additional power loss power loss, mean partial ................................................................................ see mean partial power loss power loss, mean total ................................................................................... see mean total power loss power supply voltage, nominal........................................................................ JESD28............................. 4.8 power supply voltage, nominal........................................................................ JESD60............................. 4.9 power-up PLL lock time................................................................................... JESD65............................. 3 PP ................................................................................................................... see pin pitch

JEDEC Publication No. 120-A Page 55

Term

Document

Clause

PPM ................................................................................................................ see parts per million PPM quality level............................................................................................. EIA-555............................. 2.2 PR ................................................................................................................... see page reset practical full-scale range (of a linear ADC)...................................................... see full-scale range (of a ...) practical full-scale range (of a linear DAC)...................................................... see full-scale range (of a ...) precharge time ................................................................................................ JESD100-B ....................... 2.2 precision.......................................................................................................... EIA-557-A ......................... A preconditioned pin........................................................................................... JESD78............................. 2.15 predictability .................................................................................................... JEP132 ............................. B preliminary-information document................................................................... JEP103-A.......................... ­ presence detect (PD) ...................................................................................... JESD21-C......................... 2.1.44 press fit (PF).................................................................................................... JESD30-B ......................... 3 press-pack ...................................................................................................... see clamped package preventive action............................................................................................. JESD671-A ....................... 5 primary input ................................................................................................... JESD12-1B ....................... 3 primary input ................................................................................................... JESD99-A ......................... 1.3 primary output ................................................................................................. JESD12-1B ....................... 3 primary output ................................................................................................. JESD99-A ......................... 1.3 primitive........................................................................................................... JESD12-1B ....................... 3 primitive (building block) ................................................................................. JESD99-A ......................... 1.3 principal characteristic (of a bidirectional triode thyristor) ............................... see principal (voltage-current) characteristic, (static) (of a ...) principal characteristic (of a unidirectional triode thyristor) ............................. see principal (voltage-current) characteristic, (static) (of a ...) principal current .............................................................................................. JESD77-B ......................... 6.1.1 principal-current charge carriers (within the body of a device) ....................... JESD77-B ......................... 2.1 principal current (in a semiconductor device) ................................................. JESD77-B ......................... 2.1 principal voltage .............................................................................................. JESD77-B ......................... 6.1.1 principal (voltage-current) characteristic, (static) (of a bidirectional triode thyristor) .............................................................. JESD77-B ......................... 6.1.1 principal (voltage-current) characteristic, (static) (of a unidirectional triode thyristor) ............................................................ JESD77-B ......................... 6.1.1 probability........................................................................................................ EIA-557-A ......................... A probability distribution ..................................................................................... EIA-557-A ......................... A probability distribution function........................................................................ EIA-557-A ......................... A problem analysis ............................................................................................. JESD671-A ....................... 5 problem-solving............................................................................................... EIA-557-A ......................... A process ........................................................................................................... EIA-557-A ......................... A process ........................................................................................................... EIA-599-A ......................... 4 process ........................................................................................................... JEP131 ............................. 4 process ........................................................................................................... JESD34............................. 4 (8) process ........................................................................................................... JESD659-A ....................... 4.18 process analysis ............................................................................................. JEP132 ............................. B process average ............................................................................................. EIA-557-A ......................... A process capability study.................................................................................. EIA-557-A ......................... A process change............................................................................................... JEP131 ............................. 4 process change notice (PCN) ......................................................................... JESD46-A ......................... 3 process characterization ................................................................................. EIA-599-A ......................... 4

JEDEC Publication No. 120-A Page 56

Term

Document

Clause

process geometry............................................................................................ JESD12-1B ....................... 3 process geometry............................................................................................ see geometry, process processing unit................................................................................................ see central processing unit process mapping............................................................................................. see flow charting processor ........................................................................................................ JESD100-B ....................... 1 process parameter .......................................................................................... EIA-599-A ......................... 4 process potential............................................................................................. EIA-599-A ......................... 4 process-programmable gate array .................................................................. JESD12-1B ....................... 2 process-programmable gate array .................................................................. JESD99-A ......................... 1.3 process repeatability ....................................................................................... JEP132 ............................. B process skew .................................................................................................. JESD65............................. 3 process skew time........................................................................................... see skew (time), process process spread ............................................................................................... EIA-557-A ......................... A product ............................................................................................................ EIA-599-A ......................... 4 product capability study .................................................................................. JEP131 ............................. 4 product capabilty study ................................................................................... JESD659-A ....................... 4.19 product change notice (PCN).......................................................................... JESD46-A ......................... 3 product family.................................................................................................. EIA-724............................. 2.2 production-data document .............................................................................. JEP103-A.......................... ­ production lot .................................................................................................. JESD9-A ........................... 3.3.2.1 production lot .................................................................................................. JESD27............................. 3.3.3 product life cycle stage ................................................................................... EIA-724............................. 2.2 product performance ....................................................................................... EIA-557-A ......................... A product performance ....................................................................................... JEP131 ............................. 4 product performance ....................................................................................... JESD659-A ....................... 4.20 product-preview document.............................................................................. JEP103-A.......................... ­ product traceability .......................................................................................... JESD50............................. 4.4 profile tolerancing............................................................................................ JESD95-1 ......................... 2.2 profile tolerancing............................................................................................ JESD95-1 ......................... B.3 program........................................................................................................... JESD32............................. 1.4 program........................................................................................................... JESD100-B ....................... 1 program enable, parity (P) .............................................................................. JESD21-C......................... 2.1.43 program-erase cycle ....................................................................................... JESD100-B ....................... 1 programmable application specific device (ASIC)........................................... JESD21-C......................... 2.4.1 programmable logic array (PLA) ..................................................................... JESD99-A ......................... 1.3 programmable logic array (PLA) ..................................................................... JESD100-B ....................... 1 programmable logic array (PLD) ..................................................................... JESD21-C......................... 2.4.17 programmable logic sequencer (PLS)............................................................. JESD99-A ......................... 1.3 programmable read-only memory (PROM) ..................................................... JESD21-C......................... 2.4.18 programmable read-only memory (PROM) ..................................................... JESD100-B ....................... 1 programmable unijunction transistor (PUT) .................................................... JESD77-B ......................... 6.2.1 programming failure ........................................................................................ JEP134 ............................. 6 programming power voltage (VPP) ................................................................. JESD21-C......................... 2.3.9 program (P) ..................................................................................................... JESD21-C......................... 2.1.43 projected peak-point voltage........................................................................... JESD77-B ......................... 3.3.2 PROM ............................................................................................................. see programmable read-only memory propagation (delay) time ................................................................................. JESD99-A ......................... 2.3.5 propagation (delay) time ................................................................................. JESD100-B ....................... 2.2

JEDEC Publication No. 120-A Page 57

Term

Document

Clause

propagation (delay) time, high-to-low level output .......................................... JESD99-A ......................... 2.3.5 propagation (delay) time, low-to-high level output .......................................... JESD99-A ......................... 2.3.5 propagation time ............................................................................................. see propagation (delay) time prospective triggering area ............................................................................. JESD77-B ......................... 6.1.1 protective coating............................................................................................ JESD99-A ......................... 1.2 protrusion ........................................................................................................ JESD95-1 ......................... 3 (SPP-014) PS ................................................................................................................... see page select pseudostatic memory (PSRAM) ...................................................................... JESD100-B ....................... 1 pseudostatic random-access memory (PSRAM) ............................................ JESD21-C......................... 2.4.19 pseudo write transfer (PWT) ........................................................................... JESD21-C......................... 2.6.4 PSRAM ........................................................................................................... see pseudostatic random-access memory PSRAM ........................................................................................................... see pseudostatic memory p-type semiconductor...................................................................................... JESD77-B ......................... 2.1 pulse average time.......................................................................................... see average pulse duration pulse duration ................................................................................................. JESD77-B ......................... 2.2 pulse duration ................................................................................................. JESD99-A ......................... 2.3.5 pulse duration ................................................................................................. JESD100-B ....................... 2.2 pulse duration, average ................................................................................. see average pulse duration pulse skew ...................................................................................................... JESD65............................. 3 pulse skew time............................................................................................... see skew (time), pulse pulse time........................................................................................................ see pulse duration pulse width ...................................................................................................... see pulse duration pulse width ...................................................................................................... JESD100-B ....................... 2.2 punch-through voltage .................................................................................... JESD60............................. 4.18 pushdown stack .............................................................................................. JESD100-B ....................... 1 pushdown storage........................................................................................... JESD100-B ....................... 1 push-pull output .............................................................................................. JESD99-A ......................... 2.2.6 PUT ................................................................................................................. see programmable unijunction transistor PWT ................................................................................................................ see pseudo write transfer

Q

Q ..................................................................................................................... see quality factor Q ..................................................................................................................... see data output QFD................................................................................................................. see quality function deployment QFD................................................................................................................. JEP132 ............................. B QFP................................................................................................................. see quad flatpack QIP .................................................................................................................. see package, quad-in-line QML ................................................................................................................ see qualified manufacturers list QMP ................................................................................................................ see quality management plan QSF................................................................................................................. see transfer acknowledge QSV................................................................................................................. see transfer acknowledge quad flat pack (QFP) ....................................................................................... JESD21-C......................... 2.7.7 quad flatpack (QFP) ........................................................................................ JESD95-1 ......................... 4.2 quad-in-line package (QIP) ............................................................................. see package, quad-in-line quad word ....................................................................................................... JESD100-B ....................... 1 qualification ..................................................................................................... EIA-599-A ......................... 4 qualification family........................................................................................... JESD47............................. A.1 qualified manufacturers list (QML) .................................................................. JEP133 ............................. 3

JEDEC Publication No. 120-A Page 58

Term

Document

Clause

qualifying activity............................................................................................. JEP133 ............................. 3 qualifying activity............................................................................................. JESD26-A ......................... 3.3 quality.............................................................................................................. JESD46-A ......................... 3 quality factor (Q).............................................................................................. EIA-381-A ......................... 3.0 quality function deployment ............................................................................ EIA-557-A ......................... A quality function deployment ............................................................................ see QFD quality function deployment (QFD).................................................................. JEP131 ............................. 4 quality management plan (QMP) .................................................................... JEP133 ............................. 3 quantity symbol ............................................................................................... JESD77-B ......................... 1.1 quantity symbol ............................................................................................... JESD99-A ......................... 2.1.1 quantization error, inherent (of an ideal ADC)................................................. JESD99-A ......................... 2.5.2.4 quantum efficiency .......................................................................................... JESD77-B ......................... 5.2.1 quantum efficiency, external ........................................................................... JESD77-B ......................... 5.3.1 quantum efficiency, internal ............................................................................ JESD77-B ......................... 5.3.1 quiescent current ............................................................................................ JESD99-A ......................... 2.4.1 quiescent output voltage ................................................................................. JESD99-A ......................... 2.4.5 quiescent voltage ............................................................................................ JESD99-A ......................... 2.4.1

R

RA ................................................................................................................... see row address input radiance .......................................................................................................... JESD77-B ......................... 5.3.2 radiant density................................................................................................. JESD77-B ......................... 5.3.2 radiant efficiency ............................................................................................. JESD77-B ......................... 5.3.1 radiant energy ................................................................................................. JESD77-B ......................... 5.1.2 radiant exitance............................................................................................... JESD77-B ......................... 5.3.2 radiant flux ...................................................................................................... JESD77-B ......................... 5.1.2 radiant flux density .......................................................................................... see flux density, radiant radiant intensity ............................................................................................... JESD77-B ......................... 5.3.2 radiant-pulse fall time ...................................................................................... JESD77-B ......................... 5.3.2 radiant-pulse rise time..................................................................................... JESD77-B ......................... 5.3.2 radiant responsivity ......................................................................................... JESD77-B ......................... 5.2.2 radiant sensitivity ............................................................................................ JESD77-B ......................... 5.2.2 radiation .......................................................................................................... JESD51-1 ......................... A radiation hardening ......................................................................................... JESD99-A ......................... 1.2 radiation-hardness assurance/assured (RHA) ................................................ JEP133 ............................. 3 radiation-hardness assured capability level (RHACL)..................................... JEP133 ............................. 3 radio-frequency impedance............................................................................. JESD77-B ......................... 3.2.2 rail ................................................................................................................... JEP130 ............................. 2 rail-to-rail driver ............................................................................................... JESD99-A ......................... 2.2.6 raised pad ....................................................................................................... see contact, bump RAM ................................................................................................................ see random-access memory ramp delay, steady-state (of a multiplying DAC)............................................. JESD99-A ......................... 2.5.2.3 RAM read/write, no mask (RR or RW) ............................................................ JESD21-C......................... 2.6.17 RAM write with new mask (RWNM) ................................................................ JESD21-C......................... 2.6.15 RAM write with old mask (RWOM).................................................................. JESD21-C......................... 2.6.16 R & D............................................................................................................... EIA-724............................. 2.2 random-access memory (RAM) ...................................................................... JESD21-C......................... 2.4.20 random-access memory (RAM) ...................................................................... JESD100-B ....................... 1 random defect ................................................................................................. JEP122 ............................. 3

JEDEC Publication No. 120-A Page 59

Term

Document

Clause

randomness .................................................................................................... EIA-557-A ......................... A random sample ............................................................................................... EIA-557-A ......................... A range ............................................................................................................... EIA-557-A ......................... A RAS................................................................................................................. see row enable input rated dc voltage .............................................................................................. JESD77-B ......................... 7.3.2 rated peak single-pulse transient current........................................................ JESD77-B ......................... 7.3.2 rated recurrent peak voltage ........................................................................... JESD77-B ......................... 7.3.2 rated rms voltage ............................................................................................ JESD77-B ......................... 7.3.2 rated single-pulse transient energy ................................................................. JESD77-B ......................... 7.3.2 rated transient average power dissipation ...................................................... JESD77-B ......................... 7.3.2 rating ............................................................................................................... JESD66............................. 3.3.2 rating ............................................................................................................... JESD77-B ......................... 2.1 rating ............................................................................................................... JESD99-A ......................... 2.2.1 rating (limiting value) ....................................................................................... see maximum rating rating, maximum ............................................................................................. see maximum rating RC ................................................................................................................... see recall RCC ................................................................................................................ see rectangular chip carrier RCR ................................................................................................................ see read color register RE ................................................................................................................... see row enable input reach-through voltage ..................................................................................... JESD77-B ......................... 4.1.2 reactive ion etching (RIE)................................................................................ JESD99-A ......................... 1.2 read ................................................................................................................. JESD32............................. 1.4 read ................................................................................................................. JESD100-B ....................... 1 read color register (RCR) ................................................................................ JESD21-C......................... 2.6.24 read disturb ..................................................................................................... JESD100-B ....................... 1 read latency .................................................................................................... JESD100-B ....................... 1 read-only memory (ROM)................................................................................ JESD21-C......................... 2.4.21 read-only memory (ROM)................................................................................ JESD100-B ....................... 1 read transfer (RT)............................................................................................ JESD21-C......................... 2.6.10 read/write mask register (RWR)...................................................................... JESD21-C......................... 2.6.23 read/write memory .......................................................................................... JESD100-B ....................... 1 ready (RY)....................................................................................................... JESD21-C......................... 2.1.53 ready signal..................................................................................................... JESD100-B ....................... 1 real zero .......................................................................................................... see empty zero recall (RC) ....................................................................................................... JESD21-C......................... 2.1.50 recovered charge ............................................................................................ EIA-282-A ......................... 1.2 recovered charge ............................................................................................ EIA-282-A ......................... 6.5.2 recovered charge ............................................................................................ JESD77-B ......................... 3.1.2 recovered charge (of a reverse-blocking triode thyristor) ............................... JESD77-B ......................... 6.1.2 recovery softness factor (RSF) ....................................................................... EIA-282-A ......................... 1.2 recovery softness factor (RSF) ....................................................................... JESD77-B ......................... 3.1.2 recovery time, data-retention-mode ............................................................... JESD100-B ....................... 2.2 recovery time, sense ....................................................................................... JESD100-B ....................... 2.2 recovery time, write ......................................................................................... JESD100-B ....................... 2.2 rectangular chip carrier (RCC) ........................................................................ JESD21-C......................... 2.7.8 rectifier circuit element .................................................................................... EIA-282-A ......................... 1.3 rectifier stack ................................................................................................... EIA-282-A ......................... 1.1 rectifier stack ................................................................................................... JESD77-B ......................... 3.1.1

JEDEC Publication No. 120-A Page 60

Term

Document

Clause

rectifying junction ............................................................................................ EIA-282-A ......................... 1.1 rectifying junction ............................................................................................ JESD77-B ......................... 2.1 recurrent peak voltage, rated ......................................................................... see rated recurrent peak voltage reduced-instruction-set computer (RISC)........................................................ JESD100-B ....................... 1 redundancy (in a memory) .............................................................................. JESD100-B ....................... 1 reference current............................................................................................. see regulator current reference delay time (of a multiplying DAC).................................................... see delay time, reference (of a ...) reference impedance ...................................................................................... see regulator impedance reference noise temperature ........................................................................... JESD77-B ......................... 2.2 reference noise temperature ........................................................................... JESD99-A ......................... 2.4.10 reference power supply (VREF)...................................................................... JESD21-C......................... 2.3.10 reference settling time (of a multiplying DAC)................................................. see settling time, reference (of a ...) reference slew rate (of a multiplying DAC)...................................................... see slew rate, reference (of a ...) reference temperature..................................................................................... JEP119 ............................. 4.7 reference temperature..................................................................................... JESD61............................. 4 reference voltage ............................................................................................ see regulator voltage reference voltage ............................................................................................ JESD99-A ......................... 2.6.3 reference-voltage variation with temperature.................................................. JESD77-B ......................... 3.4.2 reflective acoustic microscope ........................................................................ J-STD-035 ........................ 2.11 refresh (F) ....................................................................................................... JESD21-C......................... 2.1.21 refresh time interval......................................................................................... JESD100-B ....................... 2.2 register ............................................................................................................ JESD100-B ....................... 1 registered average forward voltage................................................................. EIA-282-A ......................... 5.6.6.1 registered average reverse current ................................................................. EIA-282-A ......................... 5.6.3.1 registered dc reverse current .......................................................................... EIA-282-A ......................... 5.6.2.1 registered outline ............................................................................................ EIA-308-A ......................... 4.1 registered outline ............................................................................................ JESD95-1 ......................... 3 (SPP-013) registered peak forward voltage...................................................................... EIA-282-A ......................... 5.6.4.1 registered PROM (RPROM)............................................................................ JESD21-C......................... 2.4.22 registered repetitive peak reverse current ...................................................... EIA-282-A ......................... 5.6.1.1 register-transfer-level description.................................................................... JESD12-1B ....................... 3 register-transfer-level (RTL) description.......................................................... JESD99-A ......................... 1.3 registration mark ............................................................................................. JESD99-A ......................... 1.2 regulation ........................................................................................................ JESD99-A ......................... 2.2.3 regulator current.............................................................................................. JESD77-B ......................... 3.4.2 regulator current.............................................................................................. JESD77-B ......................... 3.5.2 regulator-current variation ............................................................................... JESD77-B ......................... 3.5.2 regulator impedance ....................................................................................... JESD77-B ......................... 3.4.2 regulator impedance ....................................................................................... JESD77-B ......................... 3.5.2 regulator voltage ............................................................................................. JESD77-B ......................... 3.4.2 regulator voltage ............................................................................................. JESD77-B ......................... 3.5.2 relative humidity .............................................................................................. JEP122 ............................. 3 relative resolution (of a linear ADC) ................................................................ see resolution, relative (of a ...) relative resolution (of a linear DAC) ................................................................ see resolution, relative (of a ...) reliability .......................................................................................................... JESD46-A ......................... 3 repeatability..................................................................................................... JEP132 ............................. B repetitive peak controllable on-state current (of a GTO thyristor) ................... JESD77-B ......................... 6.1.2 repetitive peak forward current........................................................................ EIA-282-A ......................... 1.2

JEDEC Publication No. 120-A Page 61

Term

Document

Clause

repetitive peak forward current........................................................................ JESD77-B ......................... 3.1.2 repetitive peak forward current (of a forward-conducting TSPD) .................... JESD66............................. table 6 repetitive peak junction temperature ............................................................... see repetitive peak (virtual) junction temperature repetitive peak off-state current ...................................................................... JESD77-B ......................... 6.1.2 repetitive peak off-state current ...................................................................... JESD77-B ......................... 7.2.2 repetitive peak off-state voltage ...................................................................... JESD66............................. table 1 repetitive peak off-state voltage ...................................................................... JESD77-B ......................... 6.1.2 repetitive peak off-state voltage ...................................................................... JESD77-B ......................... 7.2.2 repetitive peak on-state current ...................................................................... JESD66............................. table 1 repetitive peak on-state current ...................................................................... JESD77-B ......................... 6.1.2 repetitive peak pulse power dissipation .......................................................... JESD77-B ......................... 7.1.2 repetitive peak reverse current ....................................................................... EIA-282-A ......................... 1.2 repetitive peak reverse current ....................................................................... EIA-282-A ......................... 5.6.1.1 repetitive peak reverse current ....................................................................... JESD77-B ......................... 3.1.2 repetitive peak reverse current (of a reverse-blocking thyristor)..................... JESD77-B ......................... 6.1.2 repetitive peak reverse current (of a reverse-blocking TSPD) ........................ JESD66............................. table 5 repetitive peak reverse surge current ............................................................. JESD77-B ......................... 3.4.2 repetitive peak reverse voltage ....................................................................... EIA-282-A ......................... 1.2 repetitive peak reverse voltage ....................................................................... JESD77-B ......................... 3.1.2 repetitive peak reverse voltage (of a reverse-blocking TSPD)........................ JESD66............................. table 5 repetitive peak reverse voltage (of a reverse-blocking TSPD)........................ JESD77-B ......................... 7.2.2 repetitive peak reverse voltage (of a unidirectional thyristor).......................... JESD77-B ......................... 6.1.2 repetitive peak (virtual) junction temperature .................................................. JESD77-B ......................... 3.1.2 reproducibility .................................................................................................. JEP132 ............................. B reprogrammable read-only memory ................................................................ JESD100-B ....................... 1 requester ......................................................................................................... JEP134 ............................. 6 required air temperature.................................................................................. EIA-323............................. D (7) rescission ........................................................................................................ JESD95-1 ......................... 3 (SPP-016) reserved for future use (RFU) ......................................................................... JESD21-C......................... 2.1.51 reserved pin (RFU).......................................................................................... JESD21-C......................... 2.8.3 reserved (RSVD)............................................................................................. JESD21-C......................... 2.1.52 reset (a counter).............................................................................................. JESD100-B ....................... 1 reset bar (RESET\).......................................................................................... JESD21-C......................... 2.10.9 RESET\ ........................................................................................................... see reset bar resistor, bulk-collector ..................................................................................... JESD99-A ......................... 1.2 resistor, diffused.............................................................................................. JESD99-A ......................... 1.2 resistor, film..................................................................................................... JESD99-A ......................... 1.2 resistor, pinch.................................................................................................. JESD99-A ......................... 1.2 resolution ........................................................................................................ JESD99-A ......................... 2.5.2.1 resolution, analog (of a linear or nonlinear ADC) ............................................ JESD99-A ......................... 2.5.2.1 resolution, analog (of a linear or nonlinear DAC) ............................................ JESD99-A ......................... 2.5.2.1 resolution, numerical ....................................................................................... JESD99-A ......................... 2.5.2.1 resolution (of a DAC)....................................................................................... JESD99-A ......................... 2.5.2.1 resolution (of an ADC)..................................................................................... JESD99-A ......................... 2.5.2.1 resolution, relative (of a linear ADC) ............................................................... JESD99-A ......................... 2.5.2.1 resolution, relative (of a linear DAC) ............................................................... JESD99-A ......................... 2.5.2.1 response surface method................................................................................ JEP132 ............................. B

JEDEC Publication No. 120-A Page 62

Term

Document

Clause

response time.................................................................................................. JESD77-B ......................... 7.1.2 response time.................................................................................................. JESD77-B ......................... 7.3.2 responsible EIA staff ....................................................................................... EIA-724............................. 2.2 retention time .................................................................................................. JESD100-B ....................... 1 reverse bias .................................................................................................... JESD77-B ......................... 2.1 reverse-blocking diode thyristor ...................................................................... see thyristor, reverse-blocking diode reverse-blocking diode thyristor surge protective device ................................ JESD77-B ......................... 7.2.1 reverse-blocking diode TSPD ......................................................................... JESD66............................. 3.2.3 reverse-blocking gate turn-off thyristor ........................................................... see thyristor, (reverse-blocking) gate turn-off reverse-blocking state..................................................................................... JESD77-B ......................... 6.1.1 reverse-blocking triode thyristor...................................................................... see thyristor, reverse-blocking triode reverse-blocking triode thyristor...................................................................... see thyristor, reverse-blocking triode, (symmetrical) reverse-blocking triode thyristor surge protective device................................ JESD77-B ......................... 7.2.1 reverse-blocking triode TSPD ......................................................................... JESD66............................. 3.2.4 reverse breakdown region............................................................................... see breakdown region reverse breakdown voltage ............................................................................. JESD77-B ......................... 4.3.2 reverse breakdown voltage, maximum ........................................................... EIA-282-A ......................... 5.6.7.1 reverse breakdown voltage, minimum ............................................................ EIA-282-A ......................... 5.6.7.1 reverse breakdown voltage (of a unidirectional thyristor) ............................... JESD77-B ......................... 6.1.2 reverse-conducting current (of a reverse-conducting thyristor) ...................... JESD77-B ......................... 6.1.2 reverse-conducting diode thyristor.................................................................. see thyristor, reverse-conducting diode reverse-conducting gate turn-off thyristor ....................................................... see thyristor, gate turn-off, reverseconducting reverse-conducting power (of a reverse-conducting thyristor) ........................ JESD77-B ......................... 6.1.2 reverse-conducting slope resistance .............................................................. JESD77-B ......................... 6.1.2 reverse-conducting state................................................................................. JESD77-B ......................... 6.1.1 reverse-conducting threshold voltage ............................................................. JESD77-B ......................... 6.1.2 reverse-conducting triode thyristor.................................................................. see thyristor, reverse-conducting triode reverse current ................................................................................................ EIA-282-A ......................... 1.2 reverse current ................................................................................................ JESD10............................. 1.2 reverse current ................................................................................................ JESD77-B ......................... 2.2 reverse current ................................................................................................ JESD77-B ......................... 3.1.2 reverse current, average ................................................................................ EIA-282-A ......................... 5.6.3.1 reverse current (in a p-n junction) ................................................................... JESD77-B ......................... 2.1 reverse current (in a semiconductor device) ................................................... JESD77-B ......................... 2.1 reverse current, nonrepetitive peak ............................................................... see nonrepetitive peak reverse current reverse current (of a unidirectional thyristor) .................................................. JESD77-B ......................... 6.1.2 reverse current, peak ..................................................................................... see peak reverse current reverse current, peak ..................................................................................... EIA-282-A ......................... 5.6.1.1 reverse current, registered average ............................................................... EIA-282-A ......................... 5.6.3.1 reverse current, registered repetitive peak .................................................... EIA-282-A ......................... 5.6.1.1 reverse current, repetitive peak ..................................................................... EIA-282-A ......................... 5.6.1.1 reverse current, repetitive peak ..................................................................... see repetitive peak reverse current reverse current, surge peak ........................................................................... see surge peak reverse current reverse direction ............................................................................................. JESD10............................. 1.2 reverse direction ............................................................................................. JESD77-B ......................... 2.1

JEDEC Publication No. 120-A Page 63

Term

Document

Clause

reverse direction ............................................................................................. JESD77-B ......................... 7.1.1 reverse direction (in a semiconductor device) ................................................ EIA-282-A ......................... 1.2 reverse gate current ........................................................................................ JESD77-B ......................... 4.3.2 reverse gate current ........................................................................................ JESD77-B ......................... 4.4.2 reverse gate current ........................................................................................ JESD77-B ......................... 6.1.2 reverse gate voltage ....................................................................................... JESD77-B ......................... 6.1.2 reverse period (of a rectifier circuit element)................................................... EIA-282-A ......................... 1.3 reverse-polarity diode ..................................................................................... JESD77-B ......................... 3.2.1 reverse-polarity rectifier diode with heat sink .................................................. JESD77-B ......................... 3.1.1 reverse power ................................................................................................. JESD77-B ......................... 6.1.2 reverse power dissipation ............................................................................... EIA-282-A ......................... 1.2 reverse power dissipation ............................................................................... JESD77-B ......................... 3.1.2 reverse recovery current ................................................................................. EIA-282-A ......................... 1.2 reverse recovery current ................................................................................. JESD77-B ......................... 3.1.2 reverse recovery current fall time.................................................................... EIA-282-A ......................... 1.2 reverse recovery current fall time.................................................................... JESD77-B ......................... 3.1.2 reverse recovery current (of a unidirectional thyristor).................................... JESD77-B ......................... 6.1.2 reverse recovery current, peak ....................................................................... EIA-282-A ......................... 5.6.9.1 reverse recovery current rise time................................................................... EIA-282-A ......................... 1.2 reverse recovery current rise time................................................................... JESD77-B ......................... 3.1.2 reverse recovery softness factor (RRSF)........................................................ JESD77-B ......................... 3.1.2 reverse recovery time...................................................................................... EIA-282-A ......................... 1.2 reverse recovery time...................................................................................... EIA-282-A ......................... 5.6.9.1 reverse recovery time...................................................................................... JESD77-B ......................... 3.1.2 reverse recovery time (of a reverse-blocking thyristor) ................................... JESD77-B ......................... 6.1.2 reverse surge current, nonrepetitive peak ..................................................... see nonrepetitive peak reverse surge current reverse surge current, repetitive peak ........................................................... see repetitive peak reverse surge current reverse transfer admittance ............................................................................ JESD77-B ......................... 4.1.2 reverse transfer admittance ............................................................................ JESD77-B ......................... 4.3.2 reverse transfer capacitance........................................................................... JESD77-B ......................... 4.1.2 reverse transfer capacitance........................................................................... JESD77-B ......................... 4.3.2 reverse transfer capacitance........................................................................... JESD77-B ......................... 4.4.2 reverse transfer conductance ......................................................................... JESD77-B ......................... 4.3.2 reverse transfer susceptance.......................................................................... JESD77-B ......................... 4.3.2 reverse transmission coefficient...................................................................... JESD77-B ......................... 4.1.2 reverse transmission coefficient...................................................................... JESD77-B ......................... 4.3.2 reverse voltage ............................................................................................... EIA-282-A ......................... 1.2 reverse voltage ............................................................................................... JESD77-B ......................... 3.1.2 reverse voltage (across a p-n junction)........................................................... JESD77-B ......................... 2.1 reverse voltage (across a semiconductor diode) ............................................ JESD77-B ......................... 2.1 reverse voltage, nonrepetitive peak ............................................................... see nonrepetitive peak reverse voltage reverse voltage (of a reverse-blocking TSPD) ................................................ JESD66............................. table 5 reverse voltage (of a reverse-blocking TSPD) ................................................ JESD77-B ......................... 7.2.2 reverse voltage (of a unidirectional thyristor) .................................................. JESD77-B ......................... 6.1.2 reverse voltage, peak ..................................................................................... see peak reverse voltage

JEDEC Publication No. 120-A Page 64

Term

Document

Clause

reverse voltage, peak working ....................................................................... see peak working reverse voltage (of a unidirectional thyristor) reverse voltage, repetitive peak ..................................................................... see repetitive peak reverse voltage reverse voltage, repetitive peak (of a unidirectional thyristor)......................... see repetitive peak reverse voltage (of a ...) reverse voltage, repetitive peak (of a reverse-blocking TSPD)....................... see repetitive peak reverse voltage (of a ...) reverse voltage transfer ratio .......................................................................... JESD77-B ......................... 4.1.2 reverse voltage, working peak ....................................................................... see working peak reverse voltage rework ............................................................................................................. JESD50............................. 4.2 RFU................................................................................................................. see reserved for future use RFU................................................................................................................. see reserved pin RG................................................................................................................... see attribute memory select RHA................................................................................................................. see radiation-hardness assurance/assured RHACL ............................................................................................................ see radiation-hardness assured capability level RIE .................................................................................................................. see reactive ion etching ripple current, (percent)................................................................................... EIA-282-A ......................... 1.3 ripple rejection................................................................................................. JESD99-A ......................... 2.6.5 ripple time........................................................................................................ JESD99-A ......................... 2.4.3 ripple voltage, (percent) .................................................................................. EIA-282-A ......................... 1.3 RISC................................................................................................................ see reduced-instruction-set computer rise time........................................................................................................... JESD77-B ......................... 2.2 rise time........................................................................................................... JESD77-B ......................... 4.1.2 rise time........................................................................................................... JESD77-B ......................... 4.3.2 rise time........................................................................................................... see current rise time rise time........................................................................................................... JESD77-B ......................... 5.2.2 rise time........................................................................................................... JESD77-B ......................... 5.4.2 rise time........................................................................................................... JESD99-A ......................... 2.3.5 rise time........................................................................................................... see transition time, low-to-high-level rise time........................................................................................................... JESD99-A ......................... 2.4.3 rise time........................................................................................................... see transition time, low-to-high level rise time charge............................................................................................... JESD77-B ......................... 3.1.2 robust .............................................................................................................. JEP132 ............................. B roll-over error (of an ADC with decimal output and autopolarity) .................... JESD99-A ......................... 2.5.2.4 ROM................................................................................................................ see read-only memory root cause ....................................................................................................... JESD671-A ....................... 5 row address input (RA) ................................................................................... JESD21-C......................... 2.1.48 row enable input (RAS or RE)......................................................................... JESD21-C......................... 2.1.49 RPROM........................................................................................................... see registered PROM RR ................................................................................................................... see RAM read/write, no mask RRSF .............................................................................................................. see reverse recovery softness factor RSF ................................................................................................................. see recovery softness factor RSVD .............................................................................................................. see reserved RT ................................................................................................................... see read transfer RTL ................................................................................................................. see register-transfer-level description RTL ................................................................................................................. see register-transfer-level

JEDEC Publication No. 120-A Page 65

Term

Document

Clause

run ................................................................................................................... EIA-557-A ......................... A run chart .......................................................................................................... EIA-557-A ......................... A RW .................................................................................................................. see RAM read/write, no mask RWNM............................................................................................................. see RAM write with new mask RWOM ............................................................................................................ see RAM write with old mask RWR................................................................................................................ see read/write mask register RY ................................................................................................................... see ready

S

S...................................................................................................................... see chip select S or s............................................................................................................... see source S or s............................................................................................................... see source terminal SA ................................................................................................................... see signature analysis SA ................................................................................................................... see sync address Sxx .................................................................................................................. see synchronous function Sxxx ................................................................................................................ JESD21-C......................... 2.4.23 safe operating area, short-circuit .................................................................... see short-circuit safe operating area safe operating area, switching ........................................................................ see switching safe operating area SAM ................................................................................................................ see serial access memory sample............................................................................................................. EIA-557-A ......................... A sample............................................................................................................. JESD37............................. 3.1.2 sample............................................................................................................. JESD659-A ....................... 4.21 sample period.................................................................................................. JESD16-A ......................... 5.13 sample window time........................................................................................ JESD51-1 ......................... A saturated cross-section................................................................................... JESD57............................. 2.9 saturation ........................................................................................................ JESD10............................. 1.2 saturation ........................................................................................................ JESD77-B ......................... 4.1.1 saturation drain current ................................................................................... JESD28............................. 4.15 saturation drain current ................................................................................... JESD60............................. 4.16 saturation input signal (for analog signal applications) ................................... JESD99-A ......................... 2.7.4 saturation input signal (for digital signal applications)..................................... JESD99-A ......................... 2.7.4 saturation output signal (for digital signal applications) .................................. JESD99-A ......................... 2.7.4 saturation region ............................................................................................. JESD24............................. 1.2 saturation region ............................................................................................. JESD77-B ......................... 4.3.1 saturation resistance....................................................................................... JESD77-B ......................... 4.1.2 saturation voltage............................................................................................ JESD77-B ......................... 4.1.2 saturation voltage............................................................................................ JESD77-B ......................... 4.4.2 SB ................................................................................................................... see sync byte "x" write enable SC ................................................................................................................... see serial clock scan cell .......................................................................................................... JESD12-1B ....................... 3 scan cell .......................................................................................................... JESD99-A ......................... 1.2 scan, full.......................................................................................................... JESD99-A ......................... 1.2 scan insertion.................................................................................................. JESD12-1B ....................... 3 scan insertion.................................................................................................. JESD99-A ......................... 1.3 scan, partial..................................................................................................... JESD99-A ......................... 1.2 scan, partial .................................................................................................... see partial scan scatter diagram ............................................................................................... EIA-557-A ......................... A SCC................................................................................................................. see square chip carrier

JEDEC Publication No. 120-A Page 66

Term

Document

Clause

SCCD .............................................................................................................. see surface-channel charge-coupled device schematic capture ........................................................................................... JESD12-1B ....................... 3 schematic capture ........................................................................................... JESD99-A ......................... 1.3 Schmitt trigger ................................................................................................. JESD99-A ......................... 1.2 Schottky-barrier charge-coupled device ......................................................... JESD99-A ......................... 2.7.1 Schottky diode ................................................................................................ see diode, Schottky SCR................................................................................................................. see semiconductor controlledrectifier SCR................................................................................................................. see silicon controlled rectifier scratch-pad memory ....................................................................................... JESD100-B ....................... 1 screen-printing (of a thick-film circuit) ............................................................. JESD99-A ......................... 1.2 SCSOA............................................................................................................ see short-circuit safe operating area SDI .................................................................................................................. EIA-724............................. 2.2 SDQ ................................................................................................................ see serial data input/output SDRAM ........................................................................................................... see synchronous DRAM SDRAM ........................................................................................................... see synchronous dynamic random-access memory SE ................................................................................................................... see serial port enable SE ................................................................................................................... see sync enable seated height .................................................................................................. EIA-308-A ......................... 4.3 seating plane................................................................................................... EIA-308-A ......................... 4.2 seating plane................................................................................................... JESD22-B108 ................... 3.1 seating plane................................................................................................... JESD95-1 ......................... 4.2.1 seating plane................................................................................................... JESD95-1 ......................... 5.4.7 seating plane................................................................................................... JESD95-1 ......................... 14.5.5 SEB ................................................................................................................. see single event burnout second breakdown .......................................................................................... JESD10............................. 1.2 sector .............................................................................................................. JESD100-B ....................... 1 SEE ................................................................................................................. see single event effect SEE ................................................................................................................. see single event effects SEFI ................................................................................................................ see single event functional interrupt SEGR .............................................................................................................. see single event gate rupture SEH................................................................................................................. see single event hard error SEL ................................................................................................................. see single event latchup select in (SI) .................................................................................................... JESD21-C......................... 2.10.10 select out (SO) ................................................................................................ JESD21-C......................... 2.10.11 semiconductor................................................................................................. JESD77-B ......................... 2.1 semiconductor................................................................................................. JESD99-A ......................... 1.2 semiconductor controlled rectifier (SCR) ........................................................ JESD77-B ......................... 6.1.1 semiconductor device ..................................................................................... EIA-282-A ......................... 1.1 semiconductor device ..................................................................................... JESD10............................. 1.2 semiconductor device ..................................................................................... JESD24............................. 1.2 semiconductor device ..................................................................................... JESD77-B ......................... 2.1 semiconductor device ..................................................................................... JESD99-A ......................... 1.2 semiconductor diode ....................................................................................... JESD77-B ......................... 2.1 semiconductor diode ....................................................................................... see diode, semiconductor semiconductor integrated circuit ..................................................................... see integrated circuit, semiconductor semiconductor junction ................................................................................... JESD10............................. 1.2

JEDEC Publication No. 120-A Page 67

Term

Document

Clause

semiconductor material (within a semiconductor device)................................ see semiconductor (within a ...) semiconductor (material) (within a semiconductor device) ............................. JESD99-A ......................... 1.2 semiconductor rectifier diode .......................................................................... EIA-282-A ......................... 1.1 semiconductor rectifier diode .......................................................................... JESD77-B ......................... 3.1.1 semiconductor signal diode ............................................................................ JESD77-B ......................... 3.1.1 semiconductor (within a semiconductor device) ............................................. JESD77-B ......................... 2.1 sense amplifier, memory ................................................................................. JESD99-A ......................... 2.5.1 sense recovery time ........................................................................................ see recovery time, sense sensitive volume ............................................................................................. JESD57............................. 2.10 sensitivity ........................................................................................................ JEP132 ............................. B sensitivity ........................................................................................................ JESD99-A ......................... 2.2.3 sequential fault................................................................................................ JESD12-5 ......................... 2--2.2.2 sequential logic function.................................................................................. JESD99-A ......................... 2.3.1 serial-access memory ..................................................................................... JESD100-B ....................... 1 serial access memory (SAM) .......................................................................... JESD21-C......................... 2.4.24 serial clock (SC) .............................................................................................. JESD21-C......................... 2.2.4 serial data input/output (SDQ)......................................................................... JESD21-C......................... 2.2.5 serial data output (SQ) .................................................................................... JESD21-C......................... 2.2.8 serial operation ............................................................................................... JESD100-B ....................... 1 serial port enable (SE) .................................................................................... JESD21-C......................... 2.2.6 serial port output enable (SG) ......................................................................... JESD21-C......................... 2.2.7 serial transmission .......................................................................................... JESD100-B ....................... 1 series control element ..................................................................................... JESD99-A ......................... 2.6.1 series inductance ............................................................................................ JESD77-B ......................... 3.6.2 series pass element ........................................................................................ see series control element series resistance, small-signal ........................................................................ JESD77-B ......................... 3.6.2 settling time ..................................................................................................... JESD99-A ......................... 2.4.3 settling time, analog (of a DAC) ...................................................................... JESD99-A ......................... 2.5.2.3 settling time, (digital) (of a linear or a multiplying DAC) .................................. JESD99-A ......................... 2.5.2.3 settling time, reference (of a multiplying DAC)................................................ JESD99-A ......................... 2.5.2.3 settling time to steady-state ramp (of a multiplying DAC) ............................... JESD99-A ......................... 2.5.2.3 setup time........................................................................................................ JESD99-A ......................... 2.3.5 setup time........................................................................................................ JESD100-B ....................... 2.2 SEU................................................................................................................. see single event upset SFP ................................................................................................................. see square flat pack SG ................................................................................................................... see serial port output enable SG ................................................................................................................... see sync output enable SGRAM ........................................................................................................... see synchronous graphics DRAM SGW................................................................................................................ see sync global write shadow............................................................................................................ JESD51-8 ......................... 3 shape .............................................................................................................. EIA-557-A ......................... A shear arm ........................................................................................................ see shear tool shearing skip................................................................................................... JESD22-B116 ................... 2.4.5 shear tool ........................................................................................................ JESD22-B116 ................... 2.5 sheet resistance.............................................................................................. JESD99-A ......................... 1.2 shelf life........................................................................................................... J-STD-033 ........................ 5 shipment-ready product .................................................................................. EIA-554............................. 3.1 short circuit...................................................................................................... JESD10............................. 1.2

JEDEC Publication No. 120-A Page 68

Term

Document

Clause

short circuit...................................................................................................... JESD24............................. 1.2 short circuit...................................................................................................... JESD77-B ......................... 2.1 short-circuit current limit .................................................................................. JESD99-A ......................... 2.6.4 short-circuit fault.............................................................................................. JESD12-5 ......................... 2--4 short-circuit output current .............................................................................. JESD99-A ......................... 2.3.3 short-circuit output current .............................................................................. JESD99-A ......................... 2.4.6 short-circuit pulse duration.............................................................................. JESD77-B ......................... 4.4.2 short-circuit safe operating area (SCSOA)...................................................... JESD77-B ......................... 4.4.1 short-circuit withstand time.............................................................................. JESD77-B ......................... 4.4.2 short-circuit ... ................................................................................................. see also "How to Use" short term capability ........................................................................................ EIA-557-A ......................... A shutdown current............................................................................................. JESD99-A ......................... 2.6.4 shutdown mode............................................................................................... JESD99-A ......................... 2.6.1 SI..................................................................................................................... see select in signal, analog.................................................................................................. JESD99-A ......................... 1.2 signal charge................................................................................................... JESD99-A ......................... 2.7.2 signal, digital ................................................................................................... JESD99-A ......................... 1.2 signature ......................................................................................................... JEP136 ............................. 4.1 signature analysis ........................................................................................... JEP136 ............................. 4.2 significant contributor to the failure rate .......................................................... JESD659-A ....................... 4.22 silicon carbide varistor .................................................................................... JESD77-B ......................... 7.3.1 silicon-compiled IC .......................................................................................... JESD12-1B ....................... 3 silicon-compiled integrated circuit ................................................................... see integrated circuit, silicon-compiled silicon compiler ............................................................................................... JESD12-1B ....................... 3 silicon compiler ............................................................................................... JESD99-A ......................... 1.3 silicon controlled rectifier (SCR)...................................................................... JESD77-B ......................... 6.1.1 silicon-gate-insulator-semiconductor (SIS) technology ................................... JESD99-A ......................... 1.2 silicon-nitride-oxide-semiconductor (SNOS) technology................................. JESD99-A ......................... 1.2 silicon-on-saphire (SOS) technology............................................................... JESD99-A ......................... 1.2 silicon-oxide-nitride-oxide-semiconductor (SONOS) technology .................... JESD99-A ......................... 1.2 silo memory..................................................................................................... JESD100-B ....................... 1 SIMM............................................................................................................... see single-in-line memory module simultaneously switching outputs.................................................................... JESD12-1B ....................... 3 simultaneously switching outputs.................................................................... JESD99-A ......................... 2.2.1 single-chip integrated circuit ........................................................................... see integrated circuit, single-chip single-ended input impedance ........................................................................ see input impedance, single-ended single-ended input voltage .............................................................................. JESD99-A ......................... 2.4.4 single-ended input voltage range.................................................................... JESD99-A ......................... 2.4.4 single-ended output impedance ...................................................................... see output impedance, single-ended single-ended output voltage............................................................................ JESD99-A ......................... 2.4.5 single-ended voltage amplification.................................................................. see voltage amplification, single-ended single event burnout (SEB) ............................................................................. JEP133 ............................. 3 single event burnout (SEB) ............................................................................. JESD57............................. 2.11 single event effect (SEE)................................................................................. JEP133 ............................. 3 single event effects (SEE)............................................................................... JESD57............................. 2.12 single event functional interrupt (SEFI) ........................................................... JESD57............................. 2.13 single event gate rupture (SEGR) ................................................................... JEP133 ............................. 3 single event gate rupture (SEGR) ................................................................... JESD57............................. 2.14

JEDEC Publication No. 120-A Page 69

Term

Document

Clause

single event hard error .................................................................................... JESD57............................. 2.7 single event latchup (SEL) .............................................................................. JEP133 ............................. 3 single event latchup (SEL) .............................................................................. JESD57............................. 2.15 single event upset (SEU) ................................................................................ JEP133 ............................. 3 single event upset (SEU) ................................................................................ JESD57............................. 2.16 single-in-line-memory-module (SIMM) ............................................................ JESD21-C......................... 2.7.11 single-in-line package (SIP) ............................................................................ JESD21-C......................... 2.7.12 single-in-line package (SIP) ............................................................................ see package, single-in-line single lump model parameter value ................................................................ JEP123 ............................. 15 single-phase bridge converter......................................................................... JESD14............................. 3.4 single-phase center tap (bi-phase) converter ................................................. JESD14............................. 3.3 single-phase inverter....................................................................................... JESD14............................. 3.6 single-pulse transient current, rated peak ...................................................... see rated peak single-pulse transient current single-pulse transient energy, rated ............................................................... see rated single-pulse transient energy single-source product...................................................................................... JESD48............................. 3 single-way rectifier circuit................................................................................ EIA-282-A ......................... 1.3 sink driver, (current-) ....................................................................................... JESD99-A ......................... 2.2.6 sink LED decoder driver.................................................................................. JESD99-A ......................... 2.5.1 SIP .................................................................................................................. see single-in-line package SIP .................................................................................................................. see package, single-in-line SIP/SIMM ........................................................................................................ see SIP/SIMM module SIP/SIMM module ........................................................................................... JESD21-C......................... 2.7.13 SIS .................................................................................................................. see silicon-gate-insulatorsemiconductor skewing time, internal (of a DAC).................................................................... JESD99-A ......................... 2.5.2.3 skew (time)...................................................................................................... JESD65............................. 2.2 skew (time)...................................................................................................... JESD99-A ......................... 2.3.5 skew (time), bank ............................................................................................ JESD99-A ......................... 2.3.5 skew (time), input ............................................................................................ JESD99-A ......................... 2.3.5 skew (time), inverting ...................................................................................... JESD99-A ......................... 2.3.5 skew (time), limit ............................................................................................. JESD99-A ......................... 2.3.5 skew (time), output.......................................................................................... JESD99-A ......................... 2.3.5 skew (time), output, high-to-low ...................................................................... JESD99-A ......................... 2.3.5 skew (time), output, low-to-high ...................................................................... JESD99-A ......................... 2.3.5 skew (time), part-to-part .................................................................................. JESD99-A ......................... 2.3.5 skew (time), process ....................................................................................... JESD99-A ......................... 2.3.5 skew (time), pulse ........................................................................................... JESD99-A ......................... 2.3.5 SLDRAM ......................................................................................................... see synchronous linked DRAM sleep mode enable (ZZ) .................................................................................. JESD21-C......................... 2.9.19 slew rate, (digital) (of a linear or a multiplying DAC) ....................................... JESD99-A ......................... 2.5.2.3 slew rate, reference (of a multiplying DAC)..................................................... JESD99-A ......................... 2.5.2.3 slew rate (SR) ................................................................................................. JESD99-A ......................... 2.4.3 slice................................................................................................................. see bit slice small outline (SO)............................................................................................ JESD30-B ......................... 3 small outline, gull-wing lead (SOG or SOP) .................................................... JESD21-C......................... 2.7.14 small outline, J-lead (SOJ) .............................................................................. JESD21-C......................... 2.7.15 small-outline J-lead (SOJ)............................................................................... JESD95-1 ......................... 13.2

JEDEC Publication No. 120-A Page 70

Term

Document

Clause

small-outline package (SO)............................................................................. see package, small-outline small-scale integration .................................................................................... see SSI small signal ..................................................................................................... JESD10............................. 1.2 small signal ..................................................................................................... JESD24............................. 1.2 small signal ..................................................................................................... JESD77-B ......................... 2.1 small-signal ... ................................................................................................. see "How to Use" SME ................................................................................................................ EIA-724............................. 2.2 SMPDRAM ...................................................................................................... see synchronous MPDRAM SNOS .............................................................................................................. see silicon-nitride-oxide-semiconductor SO ................................................................................................................... see select out SO ................................................................................................................... see small outline SO ................................................................................................................... see package, small-outline soft macro ....................................................................................................... JESD99-A ......................... 1.3 software........................................................................................................... JESD100-B ....................... 1 SOG ................................................................................................................ see small outline, gull-wing lead SOIC ............................................................................................................... JEP130 ............................. 2 SOJ ................................................................................................................. see small outline, J-lead solder reflow.................................................................................................... J-STD-033 ........................ 5 SONOS ........................................................................................................... see silicon-oxide-nitride-oxidesemiconductor SOP................................................................................................................. see small outline, gull-wing lead SOS................................................................................................................. see silicon-on-saphire source current ................................................................................................. JESD77-B ......................... 4.3.2 source cutoff current ....................................................................................... JESD77-B ......................... 4.3.2 source driver, (current-)................................................................................... JESD99-A ......................... 2.2.6 source follower ................................................................................................ JESD99-A ......................... 2.2.6 source LED decoder driver ............................................................................. JESD99-A ......................... 2.5.1 source power voltage (VSS) ........................................................................... JESD21-C......................... 2.3.11 source region .................................................................................................. JESD77-B ......................... 4.3.1 source (S, s).................................................................................................... JESD24............................. 1.2 source supply voltage ..................................................................................... JESD77-B ......................... 4.3.2 source terminal (S, s) ...................................................................................... JESD77-B ......................... 4.3.1 space-charge region ....................................................................................... JESD77-B ......................... 2.1 space-charge region, collector(-base) ............................................................ JESD77-B ......................... 4.1.1 space-charge region, emitter(-base) ............................................................... JESD77-B ......................... 4.1.1 space-charge region (of a p-n junction) .......................................................... JESD77-B ......................... 2.1 space-charge region (of a semiconductor device) .......................................... JESD99-A ......................... 1.2 spatial resolution ............................................................................................. JEP138 ............................. 2 spatial resolution ............................................................................................. JESD51-1 ......................... A SPC................................................................................................................. see statistical process control SPCM.............................................................................................................. see semiconductor power-control module SPD................................................................................................................. see surge protective device special cause .................................................................................................. EIA-557-A ......................... A special function enable input (DSF) ................................................................ JESD21-C......................... 2.2.1 special function enable voltage (VHH) ............................................................ JESD21-C......................... 2.3.8 special read transfer ....................................................................................... JESD21-C......................... 2.6.11 special write transfer ....................................................................................... JESD21-C......................... 2.6.7

JEDEC Publication No. 120-A Page 71

Term

Document

Clause

specification .................................................................................................... EIA-724............................. 2.2 specification limits ........................................................................................... EIA-557-A ......................... A specified quality limit (SQL)............................................................................. EIA-555............................. 2.3 spectral bandwidth .......................................................................................... JESD77-B ......................... 5.3.2 spectral luminous efficacy ............................................................................... JESD77-B ......................... 5.3.2 spectral luminous efficiency ............................................................................ JESD77-B ......................... 5.3.2 spectral luminous exitance, peak ................................................................... see peak spectral luminous exitance spectral radiant exitance, peak ....................................................................... see peak spectral radiant exitance split read transfer (SRT).................................................................................. JESD21-C......................... 2.6.12 split write transfer (SWT)................................................................................. JESD21-C......................... 2.6.8 spot noise factor (NF)...................................................................................... JESD77-B ......................... 2.2 spot noise factor (NF)...................................................................................... JESD99-A ......................... 2.4.10 spot noise figure (NF)...................................................................................... JESD77-B ......................... 2.2 spot noise figure (NF)...................................................................................... JESD99-A ......................... 2.4.10 sputter cleaning............................................................................................... JESD99-A ......................... 1.2 sputtering ........................................................................................................ JESD99-A ......................... 1.2 SQ ................................................................................................................... see serial data output SQC ................................................................................................................ see statistical quality control SQL ................................................................................................................. see specified quality limit square chip carrier (SCC) ............................................................................... JESD21-C......................... 2.7.9 square flat pack (SFP) .................................................................................... JESD21-C......................... 2.7.10 SR ................................................................................................................... see slew rate SRAM.............................................................................................................. see static (random-access) memory SRM ................................................................................................................ see statistical reliability monitoring SRMF .............................................................................................................. see statistical reliability monitor family SRT ................................................................................................................. see split read transfer SS ................................................................................................................... see sync byte "x" select SSI .................................................................................................................. JESD99-A ......................... 1.2 SSOP .............................................................................................................. JESD75............................. 2.1 SSRAM ........................................................................................................... see synchronous static RAM ST.................................................................................................................... see store stability ............................................................................................................ EIA-557-A ......................... A stability ............................................................................................................ JEP132 ............................. B stable process................................................................................................. EIA-557-A ......................... A stack (storage) ................................................................................................ JESD100-B ....................... 1 standard cell.................................................................................................... JESD12-1B ....................... 3 standard cell.................................................................................................... JESD99-A ......................... 1.3 standard deviation........................................................................................... EIA-557-A ......................... A standard outline .............................................................................................. EIA-308-A ......................... 4.1 standard outline .............................................................................................. JESD95-1 ......................... 3 (SPP-013) standard overall average noise figure (of a mixer diode) ................................ JESD77-B ......................... 3.2.2 standby current ............................................................................................... JESD77-B ......................... 7.1.2 standby current ............................................................................................... JESD77-B ......................... 7.3.2 standby current ............................................................................................... JESD99-A ......................... 2.6.4 standby power, ac ........................................................................................... JESD77-B ......................... 7.3.2 starting current density.................................................................................... JEP119 ............................. 4.9 stated ambient temperature ............................................................................ EIA-323............................. D (6) static................................................................................................................ JESD625-A ....................... 4

JEDEC Publication No. 120-A Page 72

Term

Document

Clause

static characteristic ......................................................................................... see characteristic, (static) static-column page mode ................................................................................ JESD100-B ....................... 1 static dissipative material ................................................................................ JESD625-A ....................... 4 static electricity................................................................................................ JESD625-A ....................... 4 static memory.................................................................................................. see static (random-access) memory static memory.................................................................................................. see static (read/write) memory static principal characteristic (of a bidirectional triode thyristor)...................... see principal (voltage-current) characteristic, (static) (of a ...) static principal characteristic (of a unidirectional triode thyristor).................... see principal (voltage-current) characteristic, (static) (of a ...) static principal (voltage-current) characteristic (of a bidirectional triode thyristor) .............................................................. see principal (voltage-current) characteristic, (static) (of a ...) static principal (voltage-current) characteristic (of a unidirectional triode thyristor) ............................................................ see principal (voltage-current) characteristic, (static) (of a ...) static (random-access) memory (SRAM) ........................................................ JESD100-B ....................... 1 static random access memory (SRAM)........................................................... JESD21-C......................... 2.4.29 static (read/write) memory............................................................................... JESD100-B ....................... 1 static resistance .............................................................................................. JESD77-B ......................... 7.3.2 static value ...................................................................................................... JESD10............................. 1.2 static value ...................................................................................................... JESD24............................. 1.2 static value ...................................................................................................... JESD77-B ......................... 2.1 static ............................................................................................................... see also "How to Use" statistic ............................................................................................................ EIA-557-A ......................... A statistical control ............................................................................................. EIA-557-A ......................... A statistical process control (SPC) ..................................................................... EIA-557-A ......................... A statistical quality control (SQC) ....................................................................... EIA-557-A ......................... A statistical reliability monitor family ................................................................... JESD34............................. 4 (10) statistical reliability monitor family (SRMF) ..................................................... JESD659-A ....................... 4.24 statistical reliability monitoring ........................................................................ JESD34............................. 4 (9) statistical reliability monitoring (SRM) ............................................................. JESD659-A ....................... 4.23 steady-state ramp delay (of a multiplying DAC).............................................. see ramp delay, steady-state (of a ...) steady-state thermal resistance ...................................................................... see thermal resistance step height (of a DAC)..................................................................................... JESD99-A ......................... 2.5.2.1 step (of a digital-to-analog conversion)........................................................... JESD99-A ......................... 2.5.2.1 step (of an analog-to-digial conversion).......................................................... JESD99-A ......................... 2.5.2.1 step size (of a DAC) ........................................................................................ see step height (of a ...) step value, nominal (of a DAC) ....................................................................... JESD99-A ......................... 2.5.2.1 step value (of a DAC)...................................................................................... JESD99-A ......................... 2.5.2.1 step width (of an ADC) .................................................................................... JESD99-A ......................... 2.5.2.1 stitch bond....................................................................................................... see bond, stitch storage gate .................................................................................................... JESD99-A ......................... 2.7.2 storage temperature........................................................................................ JESD77-B ......................... 2.2 storage time .................................................................................................... JESD77-B ......................... 4.1.2 storage time .................................................................................................... JESD77-B ......................... 5.2.2 storage time .................................................................................................... JESD77-B ......................... 5.4.2 stored charge .................................................................................................. EIA-282-A ......................... 1.2

JEDEC Publication No. 120-A Page 73

Term

Document

Clause

stored charge .................................................................................................. JESD77-B ......................... 3.1.2 store (ST) ........................................................................................................ JESD21-C......................... 2.1.55 straight-line approximation of the on-state characteristic................................ JESD77-B ......................... 6.1.1 straight-line approximation of the reverse-conducting characteristic .............. JESD77-B ......................... 6.1.1 strike distance ................................................................................................. JESD14............................. 6.12 strip-line package............................................................................................ JESD25............................. 1.3.2 structural description....................................................................................... JESD12-1B ....................... 3 structural description....................................................................................... JESD99-A ......................... 1.3 stuck-at-1 fault ................................................................................................ JESD12-5 ......................... 2--3.1 stuck-at-0 fault ................................................................................................ JESD12-5 ......................... 2--3 stud mount ...................................................................................................... see post mount subchannel region (of an IGFET).................................................................... JESD77-B ......................... 4.3.1 subelement...................................................................................................... JESD99-A ......................... 1.2 substrate, active.............................................................................................. JESD99-A ......................... 1.2 substrate (of a film integrated circuit) .............................................................. JESD99-A ......................... 1.2 substrate (of a semiconductor device) ............................................................ JESD24............................. 1.2 substrate (of a semiconductor device) ............................................................ JESD77-B ......................... 2.1 substrate (of a semiconductor device) ............................................................ JESD99-A ......................... 1.2 substrate, passive ........................................................................................... JESD99-A ......................... 1.2 substrate pnp transistor .................................................................................. see transistor, substrate pnp substrate power voltage (VBB) ....................................................................... JESD21-C......................... 2.3.1 supplier ........................................................................................................... EIA-724............................. 2.2 supply current, high-level output ..................................................................... JESD99-A ......................... 2.3.3 supply current, low-level output ...................................................................... JESD99-A ......................... 2.3.3 supply region (within a semiconductor device) ............................................... JESD77-B ......................... 2.1 supply voltage ................................................................................................. JESD77-B ......................... 4.1.2 supply voltage rejection ratio .......................................................................... JESD99-A ......................... 2.4.8 supply voltage sensitivity ................................................................................ JESD99-A ......................... 2.4.8 supply voltage sensitivity (of a DAC) .............................................................. JESD99-A ......................... 2.5.2.2 surface channel............................................................................................... JESD99-A ......................... 2.7.2 surface-channel charge-coupled device (SCCD)............................................ JESD99-A ......................... 2.7.1 surface resistance........................................................................................... JESD625-A ....................... 4 surface state ................................................................................................... JESD99-A ......................... 1.2 surface-state charge density ........................................................................... JESD99-A ......................... 1.2 surface treatment ............................................................................................ EIA-541............................. 2.2.1.2 surge on-state current ..................................................................................... JESD77-B ......................... 6.1.2 surge peak forward current ............................................................................. EIA-282-A ......................... 1.2 surge peak forward current ............................................................................. JESD77-B ......................... 3.1.2 surge peak junction temperature..................................................................... see surge peak (virtual) junction temperature (with forward current flowing) surge peak reverse current ............................................................................. JESD77-B ......................... 3.1.2 surge peak (virtual) junction temperature (with forward current flowing) ........ JESD77-B ......................... 3.1.2 surge protective device (SPD) ........................................................................ JESD77-B ......................... 2.1 surge reverse-conducting current ................................................................... JESD77-B ......................... 6.1.2 sustaining gate current (of a GTO thyristor).................................................... JESD77-B ......................... 6.1.2 sustaining voltage ........................................................................................... JESD77-B ......................... 4.1.2 SW .................................................................................................................. see sync write

JEDEC Publication No. 120-A Page 74

Term

Document

Clause

SW .................................................................................................................. see sync byte "x" write switch device................................................................................................... JESD73............................. 3 switching current ............................................................................................. JESD77-B ......................... 7.2.2 switching current (of a negative-breakdown-resistance TSPD) ...................... JESD66............................. table 4 switching current (of a positive-breakdown-resistance TSPD)........................ JESD66............................. table 3 switching quadrant .......................................................................................... JESD77-B ......................... 6.1.1 switching resistance........................................................................................ JESD77-B ......................... 7.2.2 switching resistance (of a negative-breakdown-resistance TSPD) ................. JESD66............................. table 4 switching safe operating area (SwSOA) ......................................................... JESD77-B ......................... 4.4.1 switching voltage (of a negative-breakdown-resistance TSPD)...................... JESD66............................. table 4 switching voltage (of a negative-breakdown TSPD) ....................................... JESD77-B ......................... 7.2.2 switching voltage (of a positive-breakdown-resistance TSPD) ....................... JESD66............................. table 3 switch-level description ................................................................................... JESD12-1B ....................... 3 switch-level description ................................................................................... JESD99-A ......................... 1.3 SwSOA............................................................................................................ see switching safe operating area SWT ................................................................................................................ see split write transfer symbol library .................................................................................................. JESD12-1B ....................... 3 symbol library .................................................................................................. JESD99-A ......................... 1.3 symmetrical gate turn-off thyristor................................................................... see thyristor, gate turn-off, symmetrical symmetrical reverse-blocking triode thyristor.................................................. see thyristor, reverse-blocking triode sync address (SA)........................................................................................... JESD21-C......................... 2.9.4 sync byte group "x" write (SW)........................................................................ see sync byte "x" write sync byte "x" select (SS) ................................................................................. JESD21-C......................... 2.9.9 sync byte "x" write enable (SB) ....................................................................... JESD21-C......................... 2.9.5 sync byte "x" write (SW) .................................................................................. JESD21-C......................... 2.9.11 sync enable (SE)............................................................................................. JESD21-C......................... 2.9.6 sync global write (SGW).................................................................................. JESD21-C......................... 2.9.8 synchronous circuit ......................................................................................... JESD12-1B ....................... 3 synchronous circuit ......................................................................................... JESD99-A ......................... 1.2 synchronous DRAM (SDRAM) ........................................................................ JESD21-C......................... 2.4.25 synchronous dynamic random-access memory (SDRAM).............................. JESD100-B ....................... 1 synchronous function (Sxx)............................................................................. JESD21-C......................... 2.1.56 synchronous graphics DRAM (SGRAM) ......................................................... JESD21-C......................... 2.4.26 synchronous linked DRAM (SLDRAM)............................................................ JESD21-C......................... 2.4.27 synchronous MPDRAM (SMPDRAM) ............................................................. JESD21-C......................... 2.4.28 synchronous operation.................................................................................... JESD100-B ....................... 1 synchronous output enable (GS) .................................................................... JESD21-C......................... 2.1.23 synchronous static RAM (SSRAM) ................................................................. JESD21-C......................... 2.4.30 sync output enable (SG) ................................................................................. JESD21-C......................... 2.9.7 sync write (SW) ............................................................................................... JESD21-C......................... 2.9.10

T

tail current (of a GTO thyristor) ....................................................................... JESD77-B ......................... 6.1.2 tail time............................................................................................................ JESD77-B ......................... 6.1.2 tangential sensitivity........................................................................................ JESD99-A ......................... 2.4.10 tangential signal sensitivity (TSS) ................................................................... JESD77-B ......................... 3.2.2 target ............................................................................................................... EIA-557-A ......................... A target stress temperature ................................................................................ JESD61............................. 4 target time to failure ........................................................................................ JEP119 ............................. 4.8

JEDEC Publication No. 120-A Page 75

Term

Document

Clause

TCK ................................................................................................................. see test port clock TDI .................................................................................................................. see test data in TDO................................................................................................................. see test data out tebi (Ti) ............................................................................................................ see JESD100-B, 1, "mega", note 2 technology review board (TRB)....................................................................... JEP133 ............................. 3 temperature coefficient.................................................................................... JESD77-B ......................... 2.1 temperature coefficient.................................................................................... JESD99-A ......................... 2.2.3 temperature coefficient of breakdown voltage ................................................ JESD66............................. table 2 temperature coefficient of breakdown voltage ................................................ JESD77-B ......................... 7.1.2 temperature coefficient of breakdown voltage ................................................ JESD77-B ......................... 7.3.2 temperature coefficient of capacitance ........................................................... JESD77-B ......................... 3.6.2 temperature coefficient of input bias current ................................................... JESD99-A ......................... 2.4.9 temperature coefficient of input offset current................................................. JESD99-A ......................... 2.4.9 temperature coefficient of input offset voltage ................................................ JESD99-A ......................... 2.4.9 temperature coefficient of output voltage ........................................................ JESD99-A ......................... 2.6.2 temperature coefficient of regulator current .................................................... JESD77-B ......................... 3.5.2 temperature coefficient of regulator voltage.................................................... JESD77-B ......................... 3.4.2 temperature coefficient of resistance .............................................................. JEP119 ............................. 4.6 temperature coefficient of resistance .............................................................. JESD33-A ......................... 3 temperature coefficient of resistance .............................................................. JESD61............................. 4 temperature coefficients of analog characteristics.......................................... JESD99-A ......................... 2.5.2.1 temperature derating....................................................................................... JESD66............................. table 2 temperature ratio............................................................................................. JEP119 ............................. 4.5 temperature-sensitive parameter (TSP).......................................................... JESD51-1 ......................... A tempratio ......................................................................................................... JEP119 ............................. 4.5 terminal ........................................................................................................... EIA-282-A ......................... 1.1 terminal ........................................................................................................... EIA-308-A ......................... 4.7 terminal ........................................................................................................... JESD10............................. 1.2 terminal ........................................................................................................... JESD24............................. 1.2 terminal capacitance ....................................................................................... JESD99-A ......................... 2.2.1 terminal (of a semiconductor device) .............................................................. JESD77-B ......................... 2.1 terminal (of a semiconductor device) .............................................................. JESD99-A ......................... 1.2 terminal 1 (of a bidirectional diode thyristor)(T1)............................................. JESD77-B ......................... 6.1.1 terminal 2 (of a bidirectional diode thyristor)(T2)............................................. JESD77-B ......................... 6.1.1 TEST ............................................................................................................... JESD21-C......................... 2.10.12 test condition................................................................................................... JESD78............................. 2.17 test data in (TDI) ............................................................................................. JESD21-C......................... 2.9.13 test data out (TDO) ......................................................................................... JESD21-C......................... 2.9.14 test, dc ............................................................................................................ see dc test test environment.............................................................................................. JEP123 ............................. 15 tester strobe time ............................................................................................ JESD12-1B ....................... 3 tester strobe time ............................................................................................ JESD99-A ......................... 1.2 test function (TF) ............................................................................................. JESD21-C......................... 2.1.57 testing of dynamic devices .............................................................................. JESD78............................. 2.16 test line............................................................................................................ JESD33-A ......................... 3 test line............................................................................................................ JESD61............................. 4 test line resistance at ambient temperature .................................................... JESD61............................. 4 test mode select (TMS) ................................................................................... JESD21-C......................... 2.9.15

JEDEC Publication No. 120-A Page 76

Term

Document

Clause

test pattern ...................................................................................................... JESD12-5 ......................... 2--6 test pattern ...................................................................................................... JESD99-A ......................... 1.2 test-pattern fault coverage .............................................................................. JESD12-5 ......................... 2--10 test port clock (TCK) ....................................................................................... JESD21-C......................... 2.9.12 test port reset (TRST) ..................................................................................... JESD21-C......................... 2.9.16 test program .................................................................................................... JESD12-5 ......................... 2--7 test signal........................................................................................................ JEP123 ............................. 15 test structure ................................................................................................... JESD33-A ......................... 3 test supply voltage .......................................................................................... JESD77-B ......................... 6.2.2 test synthesis .................................................................................................. JESD12-1B ....................... 3 test synthesis .................................................................................................. JESD99-A ......................... 1.3 test vector ....................................................................................................... JESD12-5 ......................... 2--5 tetrode field-effect transistor ........................................................................... JESD24............................. 1.2 tetrode field-effect transistor ........................................................................... JESD77-B ......................... 4.3.1 TF.................................................................................................................... see test function TFBGA ............................................................................................................ see thin-profile fine-pitch ball-grid array THD................................................................................................................. see total harmonic distortion thermal impedance.......................................................................................... JESD51-1 ......................... A thermal impedance.......................................................................................... JESD77-B ......................... 2.1 thermal isolation .............................................................................................. EIA-323............................. D (4) thermal resistance........................................................................................... EIA-282-A ......................... 1.2 thermal resistance........................................................................................... EIA-282-A ......................... 5.7.1.1 thermal resistance........................................................................................... JESD14............................. 6.8 thermal resistance........................................................................................... JESD24............................. 1.2 thermal resistance........................................................................................... JESD51-1 ......................... A thermal resistance........................................................................................... JESD66............................. table 2 thermal resistance........................................................................................... JESD77-B ......................... 2.1 thermal resistance........................................................................................... JESD99-A ......................... 2.2.5 thermal resistance, average............................................................................ JESD61............................. 4 thermal resistance, differential ........................................................................ JESD61............................. 4 thermal resistance (steady-state).................................................................... JESD10............................. 1.2 thermocompression bond................................................................................ see bond, thermocompression thick-film integrated circuit .............................................................................. see integrated circuit, thick-film thick film (of a film integrated circuit)............................................................... see film, thick thick-film technology ....................................................................................... see film technology, thickthin-film integrated circuit ................................................................................ see integrated circuit, thin-film thin film (of a film integrated circuit) ................................................................ see film, thin thin-film technology ......................................................................................... see film technology, thinthin-profile fine-pitch ball-grid array (TFBGA) ................................................. JESD95-1 ......................... 5.1.3 thin small-outline package (TSOP) ................................................................. JESD95-1 ......................... 15.2 three-phase bridge converter .......................................................................... JESD14............................. 3.5 three-phase charge-coupled device................................................................ JESD99-A ......................... 2.7.1 three-phase inverter ........................................................................................ JESD14............................. 3.7 three-state bus ................................................................................................ JESD12-1B ....................... 3 three-state bus ................................................................................................ JESD99-A ......................... 1.2 three-state circuit ............................................................................................ JESD12-4 ......................... 1.1.4 three-state output ............................................................................................ JESD99-A ......................... 2.2.6 threshold LET.................................................................................................. JESD57............................. 2.17

JEDEC Publication No. 120-A Page 77

Term

Document

Clause

threshold voltage............................................................................................. JESD77-B ......................... 3.1.2 threshold voltage (of an enhancement-type FET)........................................... JESD77-B ......................... 4.3.2 threshold voltage (of an enhancement-type IGBT) ......................................... JESD77-B ......................... 4.4.2 through transmission acoustic microscope ..................................................... J-STD-035 ........................ 2.12 through transmission mode............................................................................. J-STD-035 ........................ 2.5 thyristor ........................................................................................................... JESD77-B ......................... 6.1.1 thyristor, (asymmetrical) gate turn-off ............................................................ JESD77-B ......................... 6.1.1 thyristor, bidirectional diode ............................................................................ JESD77-B ......................... 6.1.1 thyristor, bidirectional triode ............................................................................ JESD77-B ......................... 6.1.1 thyristor/diode SPCM ...................................................................................... JESD14............................. 2.3 thyristor, gate turn-off ..................................................................................... see thyristor, (asymmetrical) gate turn-off thyristor, gate turn-off ..................................................................................... see thyristor, (reverse-blocking) gate turn-off thyristor, gate turn-off, reverse-conducting .................................................... JESD77-B ......................... 6.1.1 thyristor, gate turn-off, symmetrical................................................................. JESD77-B ......................... 6.1.1 thyristor, n-gate ............................................................................................... JESD77-B ......................... 6.1.1 thyristor, p-gate ............................................................................................... JESD77-B ......................... 6.1.1 thyristor, reverse-blocking diode ..................................................................... JESD77-B ......................... 6.1.1 thyristor, (reverse-blocking) gate turn-off ....................................................... JESD77-B ......................... 6.1.1 thyristor, reverse-blocking triode..................................................................... JESD77-B ......................... 6.1.1 thyristor,reverse-blocking triode, asymmetrical............................................... JESD77-B ......................... 6.1.1 thyristor, reverse-blocking triode, (symmetrical) ............................................. JESD77-B ......................... 6.1.1 thyristor, reverse-conducting diode................................................................. JESD77-B ......................... 6.1.1 thyristor, reverse-conducting triode................................................................. JESD77-B ......................... 6.1.1 thyristor SPCM ................................................................................................ JESD14............................. 2.1 thyristor surge protective device (TSPD) ........................................................ JESD77-B ......................... 7.2.1 thyristor surge protective device (TSPD) ........................................................ JESD66............................. 3.1 thyristor surge suppressor (TSS) .................................................................... JESD77-B ......................... 7.2.1 thyristor, unidirectional diode .......................................................................... JESD77-B ......................... 6.1.1 thyristor, unidirectional triode .......................................................................... JESD77-B ......................... 6.1.1 thyristor voltage (of a bidirectional diode thyristor) ......................................... JESD77-B ......................... 6.1.1 Ti ..................................................................................................................... see JESD100-B, 1, "mega", note 2 TID .................................................................................................................. see total ionizing dose effects time constant................................................................................................... JESD77-B ......................... 5.1.2 time-division multiplexing ................................................................................ JESD99-A ......................... 2.5.1 time-of-flight (TOF).......................................................................................... J-STD-035 ........................ 2.13 time to failure................................................................................................... JEP119 ............................. 4.12 time to target ................................................................................................... JESD28............................. 4.16 time to target ................................................................................................... JESD60............................. 4.19 timing failure.................................................................................................... JEP134 ............................. 6 timing library.................................................................................................... JESD12-1B ....................... 3 timing library.................................................................................................... JESD99-A ......................... 1.3 timing-related input pin.................................................................................... JESD78............................. 2.18 timing simulation ............................................................................................. JESD12-1B ....................... 3 timing simulation ............................................................................................. JESD99-A ......................... 1.3 TMS................................................................................................................. see test mode select TOF ................................................................................................................. see time-of-flight

JEDEC Publication No. 120-A Page 78

Term

Document

Clause

T1 .................................................................................................................... see terminal 1 tool .................................................................................................................. JESD12-1B ....................... 3 tool .................................................................................................................. JESD99-A ......................... 1.3 top-down design.............................................................................................. JESD12-1B ....................... 3 top-down design.............................................................................................. JESD99-A ......................... 1.3 topology .......................................................................................................... JESD99-A ......................... 1.2 top-side die attach substrate view area .......................................................... J-STD-035 ........................ 2.14 total blackbody exitance.................................................................................. JESD77-B ......................... 5.3.2 total capacitance ............................................................................................. EIA-282-A ......................... 5.6.10 total capacitance ............................................................................................. JESD77-B ......................... 3.6.2 total charge ..................................................................................................... JESD99-A ......................... 2.7.2 total dc power input to all terminals................................................................. JESD77-B ......................... 4.1.2 total dc power input to all terminals................................................................. JESD77-B ......................... 4.3.2 total error (of a linear ADC) ............................................................................. JESD99-A ......................... 2.5.2.4 total error (of a linear DAC) ............................................................................. JESD99-A ......................... 2.5.2.4 total harmonic distortion (THD) ....................................................................... JESD99-A ......................... 2.4.10 total instantaneous power input to all terminals .............................................. JESD77-B ......................... 4.3.2 total instantaneous power to all terminals ....................................................... JESD77-B ......................... 4.1.2 total ionizing dose (TID) effects ...................................................................... JEP133 ............................. 3 total power dissipation .................................................................................... EIA-282-A ......................... 1.2 total power dissipation .................................................................................... JESD77-B ......................... 3.1.2 total response time.......................................................................................... JESD99-A ......................... 2.4.3 total switching loss .......................................................................................... JESD77-B ......................... 4.4.2 totem-pole output ............................................................................................ JESD99-A ......................... 2.2.6 TQM ................................................................................................................ JEP132 ............................. B transcapacitance............................................................................................. see input-to-output internal capacitance transceiver ...................................................................................................... JESD99-A ......................... 2.5.1 transconductance............................................................................................ JESD77-B ......................... 4.1.2 transconductance............................................................................................ JESD77-B ......................... 4.4.2 transducer power gain..................................................................................... JESD77-B ......................... 4.1.2 transducer power gain..................................................................................... JESD77-B ......................... 4.3.2 transducer power gain..................................................................................... see power gain, transducer transfer acknowledge output (QSF or QSY) ................................................... JESD21-C......................... 2.2.3 transfer channel .............................................................................................. JESD99-A ......................... 2.7.2 transfer gate .................................................................................................... JESD99-A ......................... 2.7.2 transfer inefficiency product ............................................................................ JESD99-A ......................... 2.7.3 transferred-electron diode ............................................................................... JESD77-B ......................... 3.2.1 transient thermal impedance........................................................................... EIA-282-A ......................... 1.2 transient thermal impedance........................................................................... EIA-282-A ......................... 5.7.1.1 transient thermal impedance........................................................................... EIA-282-A ......................... 5.7.2.2 transient thermal impedance........................................................................... JESD10............................. 1.2 transient thermal impedance........................................................................... JESD24............................. 1.2 transient thermal impedance........................................................................... JESD66............................. table 2 transient thermal impedance........................................................................... see thermal impedance transient voltage suppressor (TVS)................................................................. JESD77-B ......................... 2.1 transistor ......................................................................................................... JESD10............................. 1.2 transistor ......................................................................................................... JESD24............................. 1.2 transistor ......................................................................................................... JESD77-B ......................... 2.1

JEDEC Publication No. 120-A Page 79

Term

Document

Clause

transistor, bipolar ............................................................................................ JESD99-A ......................... 1.2 transistor, collector field-effect ........................................................................ JESD99-A ......................... 1.2 transistor/diode SPCM .................................................................................... JESD14............................. 2.4 transistor, field-effect (FET)............................................................................. JESD99-A ......................... 1.2 transistor, insulated-gate field-effect (IGFET) ................................................. JESD99-A ......................... 1.2 transistor, junction-gate field-effect (JFET) ..................................................... JESD99-A ......................... 1.2 transistor, junction, multijunction type ............................................................. JESD10............................. 1.2 transistor, lateral ............................................................................................. JESD99-A ......................... 1.2 transistor, metal-oxide-semiconductor field-effect (MOSFET) ........................ JESD99-A ......................... 1.2 transistor SPCM .............................................................................................. JESD14............................. 2.2 transistor, substrate pnp ................................................................................. JESD99-A ......................... 1.2 transistor, unipolar .......................................................................................... JESD99-A ......................... 1.2 transition frequency......................................................................................... JESD77-B ......................... 4.1.2 transition region (within a semiconductor material)......................................... JESD77-B ......................... 2.1 transition time.................................................................................................. JESD99-A ......................... 2.3.5 transition time, high-to-low level...................................................................... JESD99-A ......................... 2.3.5 transition time, high-to-low level...................................................................... JESD100-B ....................... 2.2 transition time, low-to-high level...................................................................... JESD99-A ......................... 2.3.5 transition time, low-to-high level...................................................................... JESD100-B ....................... 2.2 translational morphology ................................................................................. see morphology, translational TRAPATT diode .............................................................................................. JESD77-B ......................... 3.2.1 trapped plasma avalanche transit-time diode ................................................. see TRAPATT diode TRB ................................................................................................................. see technology review board trend ................................................................................................................ EIA-557-A ......................... A triac ................................................................................................................. JESD77-B ......................... 6.1.1 triboelectric charging....................................................................................... JESD625-A ....................... 4 trigger duration ................................................................................................ JESD78............................. 2.20 trigger pulse .................................................................................................... JESD78............................. 2.19 triode field-effect transistor.............................................................................. JESD24............................. 1.2 triode field-effect transistor.............................................................................. JESD77-B ......................... 4.3.1 TRST............................................................................................................... see test port reset true position .................................................................................................... JESD95-1 ......................... 2.2 truth table ........................................................................................................ JESD99-A ......................... 2.3.1 TSOP .............................................................................................................. see thin small-outline package TSOP1 ............................................................................................................ JESD21-C......................... 2.7.16 TSOP2 ............................................................................................................ JESD21-C......................... 2.7.16 TSP ................................................................................................................. see temperature-sensitive parameter TSPD............................................................................................................... see thyristor surge protective device TSS ................................................................................................................. see tangential signal sensitivity TSS ................................................................................................................. see thyristor surge suppressor TSSOP ............................................................................................................ JESD75............................. 2.1 T2 .................................................................................................................... see terminal 2 tuning diode .................................................................................................... JESD77-B ......................... 3.6.1 tunnel diode .................................................................................................... JESD77-B ......................... 3.3.1 turn-off crossover time .................................................................................... JESD77-B ......................... 4.1.2 turn-off crossover time .................................................................................... JESD77-B ......................... 4.3.2 turn-off crossover time .................................................................................... JESD77-B ......................... 4.4.2 turn-off delay time ........................................................................................... JESD77-B ......................... 4.3.2

JEDEC Publication No. 120-A Page 80

Term

Document

Clause

turn-off delay time ........................................................................................... see current turn-off delay time turn-off energy loss ......................................................................................... JESD77-B ......................... 6.1.2 turn-off fall time ............................................................................................... see gate-controlled fall time turn-off gate bias current (of a GTO thyristor) ................................................. JESD77-B ......................... 6.1.2 turn-off gate bias voltage (of a GTO thyristor)................................................. JESD77-B ......................... 6.1.2 turn-off gate current (of a GTO thyristor)......................................................... JESD77-B ......................... 6.1.2 turn-off gate voltage (of a GTO thyristor) ........................................................ JESD77-B ......................... 6.1.2 turn-off (off-state) voltage spike (of a GTO thyristor) ...................................... JESD77-B ......................... 6.1.2 turn-off peak off-state voltage (of a GTO thyristor) ......................................... JESD77-B ......................... 6.1.2 turn-off power .................................................................................................. JESD77-B ......................... 6.1.2 turn-off storage time ........................................................................................ see gate-controlled storage time turn-off switching loss ..................................................................................... JESD77-B ......................... 4.4.2 turn-off time ..................................................................................................... JESD77-B ......................... 4.1.2 turn-off time ..................................................................................................... JESD77-B ......................... 4.3.2 turn-off time ..................................................................................................... see current turn-off time turn-off time ..................................................................................................... JESD77-B ......................... 5.2.2 turn-off time ..................................................................................................... JESD77-B ......................... 5.3.2 turn-off time ..................................................................................................... JESD77-B ......................... 5.4.2 turn-off time ..................................................................................................... see gate-controlled turn-off time turn-on crossover time .................................................................................... JESD77-B ......................... 4.4.2 turn-on delay time ........................................................................................... JESD77-B ......................... 4.3.2 turn-on delay time ........................................................................................... see current turn-on delay time turn-on delay time ........................................................................................... see gate-controlled turn-on delay time turn-on gate charge......................................................................................... JESD77-B ......................... 4.4.2 turn-on gate current......................................................................................... JESD77-B ......................... 6.1.2 turn-on gate voltage ........................................................................................ JESD77-B ......................... 6.1.2 turn-on power .................................................................................................. JESD77-B ......................... 6.1.2 turn-on rise time .............................................................................................. see gate-controlled turn-on rise time turn-on switching loss ..................................................................................... JESD77-B ......................... 4.4.2 turn-on time ..................................................................................................... EIA-282-A ......................... 6.5.1 turn-on time ..................................................................................................... JESD77-B ......................... 4.1.2 turn-on time ..................................................................................................... JESD77-B ......................... 4.3.2 turn-on time ..................................................................................................... see current turn-on time turn-on time ..................................................................................................... JESD77-B ......................... 5.2.2 turn-on time ..................................................................................................... JESD77-B ......................... 5.3.2 turn-on time ..................................................................................................... JESD77-B ......................... 5.4.2 turn-on time ..................................................................................................... see gate-controlled turn-on time TVS ................................................................................................................. see transient voltage suppressor TVSOP ............................................................................................................ JESD75............................. 2.1 two-phase charge-coupled device .................................................................. JESD99-A ......................... 2.7.1

U

U...................................................................................................................... see upper byte UART .............................................................................................................. see universal asynchronous receiver transmitter UB ................................................................................................................... see upper-byte enable UJT.................................................................................................................. see unijunction transistor ultrasonic bond................................................................................................ see bond, ultrasonic ultra-thin small-outline no-lead package (USON)............................................ JESD95-1 ......................... 16.2

JEDEC Publication No. 120-A Page 81

Term

Document

Clause

ultraviolet-erasable programmable read-only memory (UV-PROM) ............... JESD100-B ....................... 1 unbalance voltage, ac ..................................................................................... see ac unbalance voltage unbuffered ....................................................................................................... JESD13-B ......................... 2.3 uncommitted logic array .................................................................................. see array, logic undercut .......................................................................................................... JESD99-A ......................... 1.2 undetectable fault............................................................................................ JESD12-5 ......................... 2--9 undetected fault .............................................................................................. JESD12-5 ......................... 2--8.2 unidirectional diode thyristor ........................................................................... see thyristor, unidirectional diode unidirectional thyristor surge protective device ............................................... JESD77-B ......................... 7.2.1 unidirectional triode thyristor ........................................................................... see thyristor, unidirectional triode unidirectional TSPD ........................................................................................ JESD66............................. 3.2.6 unijunction transistor (UJT) ............................................................................. JESD77-B ......................... 4.2.1 unipolar output ................................................................................................ JESD99-A ......................... 2.2.6 unipolar technology ......................................................................................... JESD77-B ......................... 2.1 unipolar technology ......................................................................................... JESD99-A ......................... 1.2 unipolar transistor ........................................................................................... see transistor, unipolar unit .................................................................................................................. JESD37............................. 3.1.1 unit container .................................................................................................. JEP130 ............................. 2 unit gate size................................................................................................... JESD12-1B ....................... 4 unit gate size (of a gate array) ........................................................................ JESD99-A ......................... 1.3 unit load .......................................................................................................... JESD12-1B ....................... 3 unit load .......................................................................................................... JESD99-A ......................... 1.3 unit symbol ...................................................................................................... JESD77-B ......................... 1.1 unit symbol ...................................................................................................... JESD99-A ......................... 2.1.1 unity gain bandwidth ....................................................................................... see bandwidth, unity gain universal asynchronous receiver transmitter (UART) ..................................... JESD100-B ....................... 1 universal asynchronous receiver transmitter (UART) ..................................... JESD99-A ......................... 2.5.1 universal sync./async. receiver transmitter (USART)...................................... JESD100-B ....................... 1 universal synchronous receiver transmitter (USRT) ....................................... JESD100-B ....................... 1 unprotected ESDS device ............................................................................... JESD625-A ....................... 4 untestable circuit ............................................................................................. JESD12-1B ....................... 3 untestable circuit ............................................................................................. JESD99-A ......................... 1.2 upper-byte enable (UB)................................................................................... JESD21-C......................... 2.1.59 upper byte (U) ................................................................................................. JESD21-C......................... 2.1.58 upper-byte write enable (UW) ......................................................................... JESD21-C......................... 2.1.60 usable gates.................................................................................................... JESD12-1B ....................... 4 usable gates (in a gate array) ......................................................................... JESD99-A ......................... 1.3 USART ............................................................................................................ see universal sync./async. receiver transmitter used gate ........................................................................................................ JESD12-1B ....................... 4 used gate (in a gate array) .............................................................................. JESD99-A ......................... 1.3 user ID............................................................................................................. JESD32............................. 1.4 user profile ...................................................................................................... JESD46-A ......................... 3 USON.............................................................................................................. see ultra-thin small-outline no-lead package USRT .............................................................................................................. see universal synchronous receiver transmitter

JEDEC Publication No. 120-A Page 82

Term

Document

Clause

UV-PROM ....................................................................................................... see ultraviolet-erasable programmable read-only memory UW .................................................................................................................. see upper-byte write enable

V

valid time, output data-.................................................................................... JESD100-B ....................... 2.2 valid time ......................................................................................................... JESD100-B ....................... 2.2 valley point ...................................................................................................... JESD77-B ......................... 4.2.1 valley point ...................................................................................................... JESD77-B ......................... 6.2.1 valley-point current.......................................................................................... JESD77-B ......................... 3.3.2 valley-point current.......................................................................................... JESD77-B ......................... 4.2.2 valley-point current.......................................................................................... JESD77-B ......................... 6.2.2 valley-point voltage ......................................................................................... JESD77-B ......................... 3.3.2 valley-point voltage ......................................................................................... JESD77-B ......................... 4.2.2 valley-point voltage ......................................................................................... JESD77-B ......................... 6.2.2 vapor-phase deposition................................................................................... see deposition, vapor-phase varactor diode ................................................................................................. JESD77-B ......................... 3.6.1 variables data.................................................................................................. EIA-557-A ......................... A variables data.................................................................................................. JESD659-A ....................... 4.25 variance components analysis ........................................................................ JEP132 ............................. B variation .......................................................................................................... EIA-557-A ......................... A variation of holding current with temperature .................................................. JESD66............................. table 2 varistor ............................................................................................................ JESD77-B ......................... 7.3.1 varistor voltage................................................................................................ JESD77-B ......................... 7.3.2 VBB ................................................................................................................. see substrate power voltage VCC................................................................................................................. see logic power voltage VCCQ.............................................................................................................. see output stage logic power voltage VC SDRAM ..................................................................................................... see virtual channel SDRAM VDD................................................................................................................. see drain power voltage VDDID ............................................................................................................. see VDD identification flag VDD identification flag (VDDID) ...................................................................... JESD21-C......................... 2.3.5 VDDQ.............................................................................................................. see output stage drain powervoltage VEE ................................................................................................................. see emitter power voltage verify ............................................................................................................... JESD32............................. 1.4 vertical field-effect transistor ........................................................................... JESD24............................. 1.2 vertical field-effect transistor ........................................................................... JESD77-B ......................... 4.3.1 vertical surface-mount package (VP) .............................................................. JESD30-B ......................... 3 vertical surface-mount package (VP) .............................................................. see package, vertical surface-mount very-high-speed integrated circuit (VHSIC)..................................................... see integrated circuit, very-high-speed very-large-scale integration............................................................................. see VLSI VFET ............................................................................................................... see vertical field-effect transistor VHH................................................................................................................. see special function enable voltage VHSIC ............................................................................................................. see integrated circuit, very-high-speed via ................................................................................................................... JESD99-A ......................... 1.2 video amplifier ................................................................................................. JESD99-A ......................... 2.5.1 video impedance ............................................................................................. JESD77-B ......................... 3.2.2 video RAM (VRAM) ......................................................................................... JESD21-C......................... 2.4.32 virtual channel SDRAM (VC SDRAM)............................................................. JESD21-C......................... 2.4.31 virtual condition ............................................................................................... JESD95-1 ......................... 2.2

JEDEC Publication No. 120-A Page 83

Term

Document

Clause

virtual junction ................................................................................................. JESD99-A ......................... 2.2.5 virtual junction temperature............................................................................. EIA-282-A ......................... 1.2 virtual-junction temperature............................................................................. JESD77-B ......................... 2.2 virtual-junction temperature............................................................................. JESD99-A ......................... 2.2.5 virtual memory................................................................................................. JESD100-B ....................... 1 visible-light-emitting diode (VLED) .................................................................. JESD77-B ......................... 5.3.1 visual index ..................................................................................................... EIA-308-A ......................... 4.8 visual/mechanical problem.............................................................................. JESD671-A ....................... 5 VLED............................................................................................................... see visible-light-emitting diode VLSI ................................................................................................................ JESD99-A ......................... 1.2 VMOS.............................................................................................................. see vertical field-effect transistor volatile memory ............................................................................................... JESD100-B ....................... 1 voltage amplification, common-mode.............................................................. JESD99-A ......................... 2.4.2 voltage amplification, differential..................................................................... JESD99-A ......................... 2.4.2 voltage amplification, single-ended................................................................. JESD99-A ......................... 2.4.2 voltage, average ............................................................................................ see average voltage voltage clamping ratio ..................................................................................... JESD77-B ......................... 7.1.2 voltage clamping ratio ..................................................................................... JESD77-B ......................... 7.3.2 voltage compliance (of a DAC) ....................................................................... see compliance, voltage (of a ...) voltage delay time ........................................................................................... JESD77-B ......................... 4.1.2 voltage difference............................................................................................ JESD14............................. 6.5 voltage fall time ............................................................................................... JESD77-B ......................... 4.1.2 voltage fall time ............................................................................................... JESD77-B ......................... 4.3.2 voltage fall time ............................................................................................... JESD77-B ......................... 4.4.2 voltage gain..................................................................................................... JESD99-A ......................... 2.4.2 voltage overshoot............................................................................................ JESD77-B ......................... 7.1.2 voltage overshoot............................................................................................ JESD77-B ......................... 7.3.2 voltage-reference diode .................................................................................. JESD77-B ......................... 3.4.1 voltage regulator ............................................................................................. JESD99-A ......................... 2.6.1 voltage-regulator diode ................................................................................... JESD77-B ......................... 3.4.1 voltage rise time .............................................................................................. JESD77-B ......................... 4.1.2 voltage rise time .............................................................................................. JESD77-B ......................... 4.3.2 voltage rise time .............................................................................................. JESD77-B ......................... 4.4.2 voltage-standing-wave ratio (VSWR) .............................................................. JESD77-B ......................... 3.2.2 voltage storage time........................................................................................ JESD77-B ......................... 4.1.2 voltage turn-off delay time............................................................................... JESD77-B ......................... 4.3.2 voltage turn-off delay time............................................................................... JESD77-B ......................... 4.4.2 voltage turn-off time ........................................................................................ JESD77-B ......................... 4.1.2 voltage turn-off time ........................................................................................ JESD77-B ......................... 4.3.2 voltage turn-off time ........................................................................................ JESD77-B ......................... 4.4.2 voltage turn-on delay time............................................................................... JESD77-B ......................... 4.3.2 voltage turn-on delay time............................................................................... JESD77-B ......................... 4.4.2 voltage turn-on time ........................................................................................ JESD77-B ......................... 4.1.2 voltage turn-on time ........................................................................................ JESD77-B ......................... 4.3.2 voltage turn-on time ........................................................................................ JESD77-B ......................... 4.4.2 voltage-variable-capacitance diode (VVC or VVCD)....................................... JESD77-B ......................... 3.6.1 volume resistivity............................................................................................. JESD625-A ....................... 4 VP ................................................................................................................... see vertical surface-mount package

JEDEC Publication No. 120-A Page 84

Term

Document

Clause

VP ................................................................................................................... see package, vertical surface-mount VPP ................................................................................................................. see programming power voltage VRAM.............................................................................................................. see video RAM VREF............................................................................................................... see reference power supply VSS ................................................................................................................. see ground reference VSS ................................................................................................................. see source power voltage VSSQ .............................................................................................................. see output stage source power voltage VSWR ............................................................................................................. see voltage-standing-wave ratio VVC................................................................................................................. see voltage-variable-capacitance diode VVCD .............................................................................................................. see voltage-variable-capacitance diode

W

W..................................................................................................................... see write enable wafer ............................................................................................................... JESD99-A ......................... 1.2 wait signal ....................................................................................................... JESD100-B ....................... 1 water vapor transmission rate (WVTR) ........................................................... J-STD-033 ........................ 5 WE .................................................................................................................. see write enable wedge bond..................................................................................................... JESD22-B116 ................... 2.6 wedge bond..................................................................................................... see bond, wedge width (of a data path) ...................................................................................... JESD100-B ....................... 1 window ............................................................................................................ JESD99-A ......................... 1.2 wire bond......................................................................................................... see bond, wire wire length....................................................................................................... JESD12-1B ....................... 3 wire length....................................................................................................... JESD99-A ......................... 1.3 word ................................................................................................................ JESD100-B ....................... 1 word identifier (x)............................................................................................. JESD21-C......................... 2.9.17 word wide ........................................................................................................ JESD21-C......................... 2.5.8 word-wide device ............................................................................................ JESD100-B ....................... 1 working area.................................................................................................... EIA-323............................. D (8) working peak junction temperature ................................................................. see working peak (virtual) junction temperature working peak reverse voltage ......................................................................... EIA-282-A ......................... 1.2 working peak reverse voltage ......................................................................... JESD77-B ......................... 3.1.2 working peak (virtual) junction temperature .................................................... JESD77-B ......................... 3.1.2 working peak voltage ...................................................................................... JESD77-B ......................... 7.1.2 working rms voltage ........................................................................................ JESD77-B ......................... 7.1.2 worst case package type ................................................................................ JESD26-A ......................... 3.2.3 WP .................................................................................................................. see write protect write................................................................................................................. JESD100-B ....................... 1 write disturb..................................................................................................... JESD100-B ....................... 1 write enable (WE or W) ................................................................................... JESD21-C......................... 2.1.61 write protect (WP) ........................................................................................... JESD21-C......................... 2.1.62 write protect (WP) ........................................................................................... JESD21-C......................... 2.8.5 write recovery time .......................................................................................... see recover time, write write transfer (WT) .......................................................................................... JESD21-C......................... 2.6.3 WT................................................................................................................... see write transfer WVTR.............................................................................................................. see water vapor transmission rate

JEDEC Publication No. 120-A Page 85

Term

Document

Clause

X

x ...................................................................................................................... see byte identifier x ...................................................................................................................... see word identifier

Y

years left in product life cycle stage ................................................................ EIA-724............................. 2.2 years left until end of life ................................................................................. EIA-724............................. 2.2 yield................................................................................................................. EIA-557-A ......................... A yield analysis................................................................................................... JEP132 ............................. B YIS .................................................................................................................. see years left in product life cycle stage YTEOL ............................................................................................................ see years left until end of life

Z

Zener diode ..................................................................................................... JESD77-B ......................... 3.4.1 zero-gate-voltage drain current ....................................................................... JESD77-B ......................... 4.3.2 zero-gate-voltage source current .................................................................... JESD77-B ......................... 4.3.2 zero-scale error (of a linear ADC) ................................................................... JESD99-A ......................... 2.5.2.4 zero-scale error (of a linear DAC) ................................................................... JESD99-A ......................... 2.5.2.4 zero scale, negative (of an ADC or DAC with no true zero)............................ JESD99-A ......................... 2.5.2.1 zero scale (of a DAC with true zero) ............................................................... JESD99-A ......................... 2.5.2.1 zero scale (of an ADC with true zero) ............................................................. JESD99-A ......................... 2.5.2.1 zero scale, positive (of an ADC or DAC with no true zero) ............................. JESD99-A ......................... 2.5.2.1 0-state ............................................................................................................. JESD99-A ......................... 2.3.1 zig-zag in-line package (ZIP) .......................................................................... JESD21-C......................... 2.7.17 ZIP................................................................................................................... see zig-zag in-line package ZIP/SIMM ........................................................................................................ see ZIP/SIMM module ZIP/SIMM module ........................................................................................... JESD21-C......................... 2.7.18 ZQ ................................................................................................................... see output impedance control ZZ.................................................................................................................... see sleep mode enable µC.................................................................................................................... see microcomputer µP.................................................................................................................... see microprocessor µ ... .................................................................................................................. see micro ...

JEDEC Publication No. 120-A Page 86

Term

Document

Clause

This page is intentionally left blank

JEDEC Publication No. 120-A Page 87

Annex A (informative) -- Titles of Referenced Documents

Document Sect. Title Date

ANSI/EIA-282-A EIA-308-A EIA-323 ANSI/EIA-381-A ANSI/EIA-541 ANSI/EIA-554-A ANSI/EIA-555 ANSI/EIA-557-A ANSI/EIA-599-A ANSI/EIA-724 JEP96 EIA/JEP103-A JEP105 JEP119 EIA/JEP122 EIA/JEP123 EIA/JEP124 EIA/JEP130 EIA/JEP131 EIA/JEP132 EIA/JEP133 EIA/JEP134 JEP136 JEP138 IPC/JEDEC J-STD-033 IPC/JEDEC J-STD-035 JESD4

Standard for Silicon Rectifier Diodes .......................................................................... 2/90 Preparation of Outline Drawings of Solid State Products for JEDEC Type Registration .....................................................................................................8/81 Air-Convection-Cooled Life Test Environment for Lead-Mounted Semiconductor Devices ................................................................................3/66, R2/72 Method of Diode "Q" measurement.................................................................11/81, R7/92 Packaging Material Standards for ESD Sensitive Items ............................................... 6/88 Assessment of Outgoing Nonconforming Levels in PPM ............................................ 8/96 Lot Acceptance Procedure for Verifying Compliance With the Specified Quality Levels (SQL) in PPM ................................................................. 1/89 Statistical Process Control Systems ............................................................................. 7/95 National Electronic Process Certification Standard .......................................................6/98 Product Life Cycle Data Model ................................................................................... 9/97 Guidelines for NonDestructive Pull Testing of Wire Bonds on Hybrid Devices ........................................................................................... 3/77, R3/82 Suggested Product-Documentation Classifications and Disclaimers .............................7/96 JEDEC Guideline for the Characterization of Hybrid Polymeric Materials...................4/83 A Procedure for Executing SWEAT ............................................................................ 9/94 Failure Mechanisms and Models for Silicon Semiconductor Devices ...........................2/96 Guideline for Measurement of Electronic Package Inductance and Capacitance Model Parameters...............................................................................10/95 Guidelines for Packing, Handling and Repacking of Moisture-Sensitive Components .......................................................................................................... 12/95 Guidelines for Packing and Labeling of Integrated Circuits in Unit Container Packing ........................................................................................... 8/97 Process Failure Mode and Effects Analysis (FMEA) .................................................. 2/98 Process Characterization Guideline ...............................................................................7/98 Guide for the Production and Acquisition of Radiation-Hardness Assured Multichip Modules and Hybrid Microcircuits...........................................................................9/98 Guidelines for Preparing Customer-Supplied Background Information Relating to a Semiconductor-Device Failure Analysis ........................................... 9/98 Signature Analysis .........................................................................................................7/99 User Guidelines for IR Thermal Imaging Determination of Die Temperature...............9/99 Standard for Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices ................................................5/99 Acoustic Microscopy for Nonhermetic Encapsulated Electronic Components..............5/99 Definition of External Clearance and Creepage Distances of Discrete Semiconductor Packages for Thyristors and Rectifier Diodes .................. 11/83, R1/91

JEDEC Publication No. 120-A Page 88 Document

JESD7-A JESD9-A JESD10 JESD12-1B JESD12-4 JESD12-5 JESD13-B JESD14 JESD16-A JESD21-C JESD22-B JESD22-A109 JESD22-B108 JESD22-B116 JESD22-C101 JESD24 JESD24-2 JESD25 JESD26-A JESD27 EIA/JESD28 JESD30-B EIA/JESD32 EIA/JESD33-A JESD34 JESD35-A JESD37 EIA/JESD38

Sect.

Title

Date

Standard for Description of 54/74HC and 54/74HCT High-Speed CMOS Devices ....................................................................................................... 8/86 Metal Package Specification for Microelectronic Packages and Covers ..................... 4/87 Low-Frequency Power Transistors .................................................................. 1/76, R9/81 Terms and Definitions for Gate Arrays and Cell-Based Digital ICs ............................ 8/93 Method of Specification of Performance Parameters for CMOS Semicustom ICs .......................................................................................... 4/87 Design for Testability Guidelines ................................................................................ 8/88 Standard Specification for Description of `B' Series CMOS Devices ......................... 5/80 Semiconductor Power Control Modules ........................................................ 11/86, R6/92 Assessment of Average Outgoing Quality Levels in Parts per Million (PPM) ............ 4/95 Configurations for Solid State Memories ..................................................................... 9/91 Test Methods and Procedures for Solid-State Devices Used in Transportation/Automotive Applications ............................................................... 9/87 Hermeticity ...................................................................................................................6/88 Coplanarity Test for Surface-Mount Semiconductor Devices .................................... 11/91 Wire Bond Shear Test ................................................................................................. 7/98 Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components ........................ 5/95 Power MOSFETs ......................................................................................................... 7/85 Gate Charge Test Method ............................................................................................ 1/91 Measurement of Small-Signal Transistor Scattering Parameters ...................11/72, R9/81 General Specification for Plastic Encapsulated Microcircuits for Use in Rugged Applications ................................................................................... 4/90 Ceramic Package Specification for Microelectronic Packages .................................... 8/93 A Procedure for Measuring N-Channel MOSFET Hot-Carrier-Induced Degradation at Maximum Substrate Current Under DC Stress ................................8/95 Descriptive Designation System for Semiconductor-Device Packages ........................ 4/95 Standard for Chain Description File...............................................................................6/96 Standard Method for Measuring and Using TCR to Determine the Temperature of a Metallization Line .................................................................... 10/95 Failure-Mechanism-Driven Reliability Qualification of Silicon Devices.......................3/93 Procedure for the Wafer-Level Testing of Thin Dielectrics ........................................ TBD Standard for Lognormal Analysis of Uncensored Data, and of Singly Right-Censored Data Utilizing the Persson and Rootzen Method ........................ 10/92 Standard for Failure Analysis Report Format ............................................................ 12/95

JEDEC Publication No. 120-A Page 89 Document

EIA/JESD46-A EIA/JESD47 EIA/JESD48 EIA/JESD50 EIA/JESD51-1 EIA/JESD51-8 EIA/JESD54 EIA/JESD55 JESD57 EIA/JESD60 EIA/JESD61 EIA/JESD62 EIA/JESD65 JESD66 JESD73 JESD75 JESD77-B 2. 3. 4. 5. 6. 7. EIA/JESD78

Sect.

Title

Date

Guidelines for User Notification of Product/Process Changes By Semiconductor Suppliers ........................................................................................ 8/97 Stress Test Drfiven Qualification of Integrated Circuits .............................................. 7/95 Product Discontinuance ............................................................................................... 9/97 Special Requirements for Maverick Product Elimination .......................................... 12/95 Integrated Circuits Thermal Measurement Method -- Electrical Test Method (Single Semiconductor Device) .................................. 12/95 Integrated Circuit Thermal Test Method Environmental Conditions -- Junction-to-Board) ........................................................................................... 10/99 Standard for Description of 54/74ABTXXX and 74BCXXX TTL-Compatibility BiCMOS Logic Devices............................................................2/96 Standard for Description of Low-Voltage TTL-Compatible BiCMOS Logic Devices ...........................................................................................................5/96 Test Procedures for the Measurements of Single-Event Effects in Semiconductor Devices From Heavy Ion Irradiation ....................................... 12/96 A Procedure for Measuring P-Channel MOSFET Hot Carrier Induced Degradation Under DC Sress .................................................................................. 4/97 Isothermal Electromigration Test Procedure..................................................................4/97 Outlier Identification and Management System for Electronic Components ............... 2/98 Definition of Skew Specification for Standard Logic Devices ..................................... 9/98 Transient Voltage Suppressor Standard for Thyristor Surge Protective Device Rating Verification and Characteristic Testing...........................................11/99 Standard for Description of 5 V Bus Switch Devices with TTL-Compatible Control Inputs ............................................................................. 6/99 Ball Grid Array Pinouts Standardized for 32-Bit Logic Functions ..............................11/99 Terms, Definitions, and Letter Symbols for Discrete Semiconductor and Optoelectronic Devices ........................................................................................... 2/00 General ......................................................................................................................... 2/00 Diodes and Rectifiers ................................................................................................... 2/00 Transistors .................................................................................................................... 2/00 Optoelectronic Devices ................................................................................................ 2/00 Thyristors and Programmable Unijunction Transistors ................................................ 2/00 Transient Voltage Suppressors; Surge Protective Devices ........................................... 2/00 IC Latch-Up Test ...........................................................................................................3/97

JEDEC Publication No. 120-A Page 90 Document

JESD95-1 2. 3. 4. 5. 13. 14. 15. 16. JESD99-A 1.2 1.3 2.2 2.3 2.4 2.5 2.6 2.7 JESD100-B JESD286-B JESD625-A JESD659-A JESD671-A

Sect.

Title

Design Requirements for Outlines of Solid State and Related Products

Date

1/97

General Requirements ...................................................................................................6/90 Standard Procedures and Practices (SPP) ........................................................................ -- Quad Flatpack ................................................................................................................. -- Fine Pitch Ball Grid Array Packages (FBGA) ............................................................ 11/98 Metric Small Outline J-Leaded Package ......................................................................... -- Ball Grid Array Package ................................................................................................. -- Metric Thin Small Outline Package Type II ................................................................... -- Plastic Ultra-Thin Small Outline No-Lead Package ..................................................... 2/98 Terms, Definitions, and Letter Symbols for Microelectronic Devices.......................... 5/00 Definitions of Physical Terms Applicable to Integrated Circuits in General ............... 5/00 Definitions of Physical Terms Applicable to Gate Arrays or Cell-Based Integrated Circuits ................................................................................ 5/00 Terms and Definitions Applicable to all Integrated Circuits ........................................ 5/00 Terms and Definitions Applicable to Digital Integrated Circuits ................................. 5/00 Terms and Definitions Applicable to Linear (Analog) Integrated Circuits .................. 5/00 Terms and Definitions Applicable to Interface Integrated Circuits .............................. 5/00 Terms and Definitions Applicable to Voltage Regulator Integrated Circuits ............... 5/00 Terms and Definitions Applicable to Charge-Transfer Devices .................................. 5/00 Terms, Definitions, and Letter Symbols for Microcomputers, Microprocessors, and Memory Integrated Circuits ............................................... 12/99 Standard for Measuring Forward Switching Characteristics of Semiconductor Diodes 2/00 Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices ........ 12/99 Failure-Mechanism-Driven Reliability Monitoring ...................................................... 9/99 Component Quality Problem Analysis and Corrective Action Requirements (Including Administrative ..................................................................6/99

Information

JEDEC

96 pages

Report File (DMCA)

Our content is added by our users. We aim to remove reported files within 1 working day. Please use this link to notify us:

Report this file as copyright or inappropriate

838431


Notice: fwrite(): send of 204 bytes failed with errno=104 Connection reset by peer in /home/readbag.com/web/sphinxapi.php on line 531