Read AU6803_04_E_Manual_DRAFT20120229.pdf text version

Bu f

(sin·sint )

VCO PSG

Counter

Bu f

Analog signal processing

(cos·sint)

Digital signal processing

PSG VCO

Counter

Input/ output interfaces

Serial I/F

Sine wa ve genera tor OSC Self-dia gnosis

( Bu ilt - In Se lf -tes t)

Fa ilu re detection

S ett in g

" "

" "

"

"

" "

"

"

VRSO Rf R IEXT Ri VRSO Rf R IEXT I REF 1 / 2

2Vp - p 100k 4.7 0.11 1 / 2

RF RIN

41.5k RI

RF R I N 180

1 2

" "

"

"

Absolute Square circuit

Absolute Square circuit

| SINMNT | 2

| COSMNT | 2

"

"

"

"

"

"

­

" " " "

sin cos

sin t sin t

1 cos( t 2 1 sin( t 2

1 cos( t 2 1 ) sin( t 2 )

) )

0. 2

max .

[min 1 ] 10,000 min

1

E

Angle

[s]

[min 1 ] 360 E 60[ s ]

Angle )

TTL

ST

DLY

ST

(

R

)2

(

S

)2

(

RD

)2

( i )2

DLY

RDDLY

FLTDLY

Excitation Output

E R1- R2 = E 1 sin t E S1-S3 = kE 1 cos sin E S2- S4 = kE 1 sin sin

t t

Excitation

Cos output

Sin output

Information

95 pages

Report File (DMCA)

Our content is added by our users. We aim to remove reported files within 1 working day. Please use this link to notify us:

Report this file as copyright or inappropriate

515687


Notice: fwrite(): send of 202 bytes failed with errno=104 Connection reset by peer in /home/readbag.com/web/sphinxapi.php on line 531